IEICE Technical Report; IEICE Tech. Rep.

Optimization of a Josephson latching driver using 10-kA/cm2 Nb process for a Josephson-CMOS hybrid memory

Yuki Hironaka, Yuki Yamanashi, Nobuyuki Yoshikawa

Published Jan 9, 2020• 0 citations

Related papers

Design and bit-error-late evaluation of a Josephson latching driver using 10-kA/cm2 Nb process

Yuki Hironaka, Nobuyuki Yoshikawa

C-8-7 Design and Measurement of Multi-Chamel Josephson Latching Driver used for SFQ/CMOS Hybrid Memoryinterface

Xizhu Peng, Yuki Yamanashi, Nobuyuki Yoshikawa

Study on superconducting nano-structured line drivers for 1-Gb Josephson-CMOS hybrid memory

Kyosuke Sano, Kohei Maruyama, Masamitsu Tanaka +3 more

Parameter optimization of a Josephson latching driver based on bit-error-rate simulations

Hayate Kojima, Y. Yamashiro, K. Fujiwara +4 more

Examination of Cryogenic CMOS Amplifiers for Josephson-CMOS Hybrid Memories

Hyunjoo Jin, 啓太桑原, Yuki Yamanashi +1 more

Consideration of BER of Josephson Latching Drivers for SFQ Systems

Y. Yamashiro, N. Harada, Koji Fujiwara +2 more