Proceedings of the IEICE General Conference

C-8-7 Design and Measurement of Multi-Chamel Josephson Latching Driver used for SFQ/CMOS Hybrid Memoryinterface

Xizhu Peng, Yuki Yamanashi, Nobuyuki Yoshikawa

Published Mar 5, 2013• 0 citations

Related papers

Optimization of a Josephson latching driver using 10-kA/cm2 Nb process for a Josephson-CMOS hybrid memory

Yuki Hironaka, Yuki Yamanashi, Nobuyuki Yoshikawa

Consideration of BER of Josephson Latching Drivers for SFQ Systems

Y. Yamashiro, N. Harada, Koji Fujiwara +2 more

Design and bit-error-late evaluation of a Josephson latching driver using 10-kA/cm2 Nb process

Yuki Hironaka, Nobuyuki Yoshikawa

Parameter optimization of a Josephson latching driver based on bit-error-rate simulations

Hayate Kojima, Y. Yamashiro, K. Fujiwara +4 more

Access Time Measurement of 64 kb Josephson/CMOS Hybrid Memories using SFQ Time-to-Digital Converter

Okamoto Yuji, Park Heejoung, Hyunjoo Jin +3 more

Study on superconducting nano-structured line drivers for 1-Gb Josephson-CMOS hybrid memory

Kyosuke Sano, Kohei Maruyama, Masamitsu Tanaka +3 more