Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

IEICE Technical Report; IEICE Tech. Rep.

Access Time Measurement of 64 kb Josephson/CMOS Hybrid Memories using SFQ Time-to-Digital Converter

Okamoto Yuji, Park Heejoung, Hyunjoo Jin, Yaguchi Kenta, Yuki Yamanashi, Yoshikawa Nobuyuki

Published Jan 18, 2008• 0 citations
OpenAlex

Related papers

Functional Demonstration of an SFQ/CMOS Hybrid Memory System

Tokuda Masamichi, 卓哉 冨田, Fujiwara Kan +2 more

IEICE Technical Report; IEICE Tech. Rep.•Jul 8, 2004•0 citations

Demonstration of an SFQ/CMOS hybrid memory system using a one-instruction-set SFQ microprocessor

Yuki Hironaka, Yuki Yamanashi, Yoshikawa Nobuyuki

IEICE Technical Report; IEICE Tech. Rep.•Apr 12, 2019•0 citations

Examination of Cryogenic CMOS Amplifiers for Josephson-CMOS Hybrid Memories

Hyunjoo Jin, 啓太 桑原, Yuki Yamanashi +1 more

IEICE Technical Report; IEICE Tech. Rep.•Oct 5, 2011•0 citations

Implementation and low speed test of ultra-fast interface circuits for Josephson-CMOS hybrid memories

K. Fujiwara, H Miyakawa, Nobuyuki Yoshikawa +3 more

Physica C Superconductivity•May 28, 2003•1 citation

Design and evaluation of superconducting nanostructured transistors for SFQ-CMOS hybrid memory

Sano Kyosuke, Kohei Maruyama, Tanaka Masamitsu +3 more

IEICE Technical Report; IEICE Tech. Rep.•Oct 3, 2018•0 citations

Optimization of a Josephson latching driver using 10-kA/cm2 Nb process for a Josephson-CMOS hybrid memory

Yuki Hironaka, Yuki Yamanashi, Nobuyuki Yoshikawa

IEICE Technical Report; IEICE Tech. Rep.•Jan 9, 2020•0 citations