Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

IEICE Technical Report; IEICE Tech. Rep.

Design and evaluation of superconducting nanostructured transistors for SFQ-CMOS hybrid memory

Sano Kyosuke, Kohei Maruyama, Tanaka Masamitsu, Taro Yamashita, M. Inoue, Fujimaki Akira

Published Oct 3, 2018• 0 citations
OpenAlex

Related papers

Functional Demonstration of an SFQ/CMOS Hybrid Memory System

Tokuda Masamichi, 卓哉 冨田, Fujiwara Kan +2 more

IEICE Technical Report; IEICE Tech. Rep.•Jul 8, 2004•0 citations

Study on superconducting nano-structured line drivers for 1-Gb Josephson-CMOS hybrid memory

Kyosuke Sano, Kohei Maruyama, Masamitsu Tanaka +3 more

The Japan Society of Applied Physics•Jan 25, 2019•0 citations

Characterization of superconducting transport in CMOS PtSi transistors for scalable qubits

Tom Doekle Vethaak, Laurie E. Calvet, John P. Snyder +1 more

Bulletin of the American Physical Society•Mar 17, 2021•0 citations

Examination of Cryogenic CMOS Amplifiers for Josephson-CMOS Hybrid Memories

Hyunjoo Jin, 啓太 桑原, Yuki Yamanashi +1 more

IEICE Technical Report; IEICE Tech. Rep.•Oct 5, 2011•0 citations

Nanoelectronics with Superconducting Devices

K. Goser, Peter Glösekötter, Jan Dienstuhl

Springer eBooks•Jan 1, 2004•0 citations

A nanocryotron comparator can connect single-flux-quantum circuits to conventional electronics

Qingyuan Zhao, Adam N. McCaughan, Andrew E. Dane +2 more

Abstract Integration with conventional electronics offers a straightforward and economical approach to upgrading existing superconducting technologies, such as scaling up superconducting detectors into large arrays and combining single flux quantum (SFQ) digital circuits with semiconductor logic gates and memories. However, direct output signals from superconducting devices (e.g., Josephson junctions) are usually not compatible with the input requirements of conventional devices (e.g., transistors). Here, we demonstrate the use of a single three-terminal superconducting-nanowire device, called the nanocryotron (nTron), as a digital comparator to combine SFQ circuits with mature semiconductor circuits such as complementary metal oxide semiconductor (CMOS) circuits. Since SFQ circuits can digitize output signals from general superconducting devices and CMOS circuits can interface existing CMOS-compatible electronics, our results demonstrate the feasibility of a general architecture that uses an nTron as an interface to realize a ‘super-hybrid’ system consisting of superconducting detectors, superconducting quantum electronics, CMOS logic gates and memories, and other conventional electronics.

arXiv:1610.09349•Superconductor Science and Technology•Feb 8, 2017•61 citations
Abstract Integration with conventional electronics offers a straightforward and economical approach to upgrading existing superconducting technologies, such as scaling up superconducting detectors into large arrays and combining single flux quantum (SFQ) digital circuits with semiconductor logic gates and memories. However, direct output signals from superconducting devices (e.g., Josephson junctions) are usually not compatible with the input requirements of conventional devices (e.g., transistors). Here, we demonstrate the use of a single three-terminal superconducting-nanowire device, called the nanocryotron (nTron), as a digital comparator to combine SFQ circuits with mature semiconductor circuits such as complementary metal oxide semiconductor (CMOS) circuits. Since SFQ circuits can digitize output signals from general superconducting devices and CMOS circuits can interface existing CMOS-compatible electronics, our results demonstrate the feasibility of a general architecture that uses an nTron as an interface to realize a ‘super-hybrid’ system consisting of superconducting detectors, superconducting quantum electronics, CMOS logic gates and memories, and other conventional electronics.