IEICE Technical Report; IEICE Tech. Rep.

Examination of Cryogenic CMOS Amplifiers for Josephson-CMOS Hybrid Memories

Hyunjoo Jin, 啓太桑原, Yuki Yamanashi, Yoshikawa Nobuyuki

Published Oct 5, 2011• 0 citations

Related papers

Implementation and low speed test of ultra-fast interface circuits for Josephson-CMOS hybrid memories

K. Fujiwara, H Miyakawa, Nobuyuki Yoshikawa +3 more

Optimization of a Josephson latching driver using 10-kA/cm2 Nb process for a Josephson-CMOS hybrid memory

Yuki Hironaka, Yuki Yamanashi, Nobuyuki Yoshikawa

A Fully Integrated CMOS Parametric Amplifier for Cryogenic Qubit Readout

Gabriel López-Pinar, C. Aldea, Santiago Celma +1 more

Study on superconducting nano-structured line drivers for 1-Gb Josephson-CMOS hybrid memory

Kyosuke Sano, Kohei Maruyama, Masamitsu Tanaka +3 more

Design and evaluation of superconducting nanostructured transistors for SFQ-CMOS hybrid memory

Sano Kyosuke, Kohei Maruyama, Tanaka Masamitsu +3 more

Functional Demonstration of an SFQ/CMOS Hybrid Memory System

Tokuda Masamichi, 卓哉冨田, Fujiwara Kan +2 more