IEICE Technical Report; IEICE Tech. Rep.

Design and bit-error-late evaluation of a Josephson latching driver using 10-kA/cm2 Nb process

Yuki Hironaka, Nobuyuki Yoshikawa

Published Nov 18, 2020• 0 citations

Related papers

Optimization of a Josephson latching driver using 10-kA/cm2 Nb process for a Josephson-CMOS hybrid memory

Yuki Hironaka, Yuki Yamanashi, Nobuyuki Yoshikawa

Parameter optimization of a Josephson latching driver based on bit-error-rate simulations

Hayate Kojima, Y. Yamashiro, K. Fujiwara +4 more

Evaluation of magnetically-coupling SFQ driver/receiver circuit fabricated using Nb 10 kA/cm 2 processes

Yuta Somei, Hiroshi Shimada, Yoshinao Mizugaki

C-8-7 Design and Measurement of Multi-Chamel Josephson Latching Driver used for SFQ/CMOS Hybrid Memoryinterface

Xizhu Peng, Yuki Yamanashi, Nobuyuki Yoshikawa

Consideration of BER of Josephson Latching Drivers for SFQ Systems

Y. Yamashiro, N. Harada, Koji Fujiwara +2 more

Reliability evaluation of Nb 10 kA/cm2 fabrication process for large-scale SFQ circuits

Shuichi Nagasawa, K. Hinode, T. Satoh +3 more