IEEE Transactions on Applied Superconductivity

High data rate switch with amplifier chip

Robert D. Sandell, J.W. Spargo, Michael Leung, Stephen R. Whiteley

Published Jun 1, 1999• 20 citations

Abstract

A critical component for high bandwidth communications links is a digital switch. Desirable features of a digital switch include: high input/output bandwidth, high channel count, scalability, low latency and interchannel skew. Superconductive circuits, with simultaneous high speed and low power advantages (even including the requisite cryocooler) have been applied to a highly scaleable crossbar switch, useful in supercomputer networks, massively parallel processing (MPP), and high data rate telecommunications. We report here on the testing of a 16/spl times/16 switch chip based on the switch chip component of the highly scaleable crossbar system. We have successfully transmitted multi-Gb/s data through this superconducting switch, with packet destination addressing decoded from the header of the data packet. The data are transmitted to a separate superconducting amplifier chip, mounted on a superconducting multi-chip module with the switch. The switch is a crossbar architecture, voltage state design, and operated to beyond 3 Gb/s. The amplifier is a clocked latching stack of Josephson junctions. Output of the amplifier at 6.2 Gb/s is 7.0 mV, which facilitates the interface of the module to its users. BER of the two-chip assembly is 10/sup -9/ or less above 2 Gb/s.

DOI: 10.1109/77.783656

Related papers

Dewar-to-dewar data transfer at GHz rates

John X. Przybysz, James D. McCambridge, Paul D. Dresselhaus +4 more

Digital circuits have been developed to interface superconductive electronic chips with high speed 50-/spl Omega/ transmission lines. Digital data at 1 Gigabit per second was transferred through a Josephson chip in a first cryostat to another Josephson chip in a second cryostat. The chips were connected by more than 3 meters of 50-/spl Omega/ transmission line. No semiconductor amplifiers were used in this data path. A Hewlett Packard data source provided the original data to the first chip, which converted it to SFQ data. Output interface circuits were driven by a 2-GHz external clock to latch series strings of 10 junctions and drive 2-Gbps data into a 50-/spl Omega/ cable. In the second cryostat, a latching three-junction interferometer with a two-turn control line converted the input signal to latched data and switched an MVTL OR-gate output. This demonstration showed that low-power Josephson digital circuits can be integrated into multichip digital subsystems that can pass data at high rates without the use of power-hungry semiconductor amplifiers.

IEEE Transactions on Applied SuperconductivityJun 1, 199912 citations

SFQ data communication switch

Noshir Dubash, Perng-Fei Yuh, V. Borzenets +2 more

A new SFQ data communication switch has been designed and tested. Complete operation of a 4/spl times/4 switch circuit has been demonstrated with address decoding at low-speed. Transmission through a given path in the switch has been demonstrated for data rates up to 4 Gb/s. Circuit simulations show operation of the switch cells up to 30 Gb/s. The circuit was fabricated using HYPRES's standard 1 kA/cm/sup 2/ niobium process. The switch has a crossbar architecture with an RF SQUID based switch cell at each crosspoint. The address is decoded by means of RSFQ shift registers which are integrated into the switch matrix. The design enables high bit-rate, low crosstalk, non-blocking architecture, NRZ or RZ data format, and self routing of variable length data packets.

IEEE Transactions on Applied SuperconductivityJun 1, 199714 citations

Superconducting Switching Amplifiers for High Speed Digital Data Links

Amol Inamdar, Sergey V. Rylov, Saad M. Sarwana +1 more

In a superconductor digital-RF transmitter, the power amplifier chain can be implemented in hybrid temperature, hybrid technology environment, where the superconductor switching amplifier forms the first stage of the amplification chain. We have designed several flavors of SQUID based switching amplifiers, each targeted for different power output and speed. One of the amplifiers is a differential amplifier featuring dynamic equalization. To minimize the intersymbol interference, the amplifier employs a pre-emphasis technique, thereby compensating for the bandwidth limitations of the channel. The differential output voltage of this amplifier is 16 mV at low speed (200 Mbps), which rolls off to 2 mV at 16 Gbps data rate, for an “1100” pattern (no consecutive transitions on the input data sequence). For high speed operation of the SQUID amplifiers, simultaneous switching of SQUIDs is desired to reduce the output rise and fall times. Hence, in another amplifier design, called the Differential H-Tree Amplifier, the SQUIDs are arranged in an “H-tree” structure, to equalize the propagation delay of the control signal to each SQUID. The amplifier's differential output voltage is 8 mV at low speed (200 Mbps), and rolls off to 2 mV at 10 Gbps data rate. A third type of amplifier is a differential SFQ-to-DC amplifier; it consists of a pair of synchronously driven SFQ-to-DC converters that produce complementary positive and negative voltage waveforms respectively. The differential output voltage of this amplifier is 0.8 mV, and it can be operated at very high speeds. Moreover, the complexity of this amplifier enables it to be yielded in higher critical current density process. Both, the speed and the output voltage scale as the square root of the process critical current density.

IEEE Transactions on Applied SuperconductivityJun 1, 200936 citations

Superconductive electronics-a high speed and low power technology complementing III-V technologies for advanced systems

Michael Leung, J.W. Spargo, Kevin W. Kobayashi +1 more

Superconductive electronics offers a unique combination of high bandwidth and low power for mission critical hardware such as digital processors at 20 to 100 GHz, microwatt per bit analog to digital converters, large digital switches at multi-Gb/s data rates, and low noise parametric amplifiers. This cryogenic technology, typically operating at a few degrees or a few tens of degrees Kelvin, depends upon the unique physics of superconducting materials such as Nb, NbN, and YBaCuO, and the fundamental circuit element, the Josephson junction (JJ) to create unique architectures of unprecedented design efficiency and performance. These circuits are based on the single flux quantum (SFQ) logic family, a technology that has no parallel in semiconductor electronics. Digital data is transmitted by voltage pulses with amplitude less than 1 mV, but at extremely high speeds. Individual gates have been operated as high as 370 GHz. In this paper, we present a brief overview of superconductive digital technology, describe some recent circuits, and discuss how the challenges to superconductive technology are being met, including the use of multi-chip module (MCM) technology, and the potential use of III-V HBT and HEMT circuits to provide interface drivers and amplifiers, possibly operated cryogenically.

Technical digest -- IEEE Compound Semiconductor Integrated Circuit SymposiumNov 23, 20021 citation

System demonstration of a multigigabit network switch

Noshir Dubash, V. Borzenets, Y.M. Zhang +4 more

4/spl times/4 single-flux-quantum (SFQ) network switch has been packaged and successfully demonstrated in a hybrid closed-cycle refrigerator (CCR) system at multigigabit data rates. Full operation of the packaged switch, with self-routing of 1-Gb/s data packets, was demonstrated using a 1-GHz address header decode. The switch is packaged on a superconducting multichip module (MCM) mounted on the 4.5-K stage of the CCR. On-chip asynchronous Josephson drivers and cooled GaAs preamplifiers are used to amplify the SFQ outputs of the switch. The maximum operation bandwidth of the switch is currently limited by the asynchronous Josephson driver. New designs of the Josephson drivers, which have demonstrated operation at 10 Gb/s, are expected to enable switch operation at 10 Gb/s. The system is equipped with fiber-optical inputs and high-speed cryogenic photodetectors. The fiber-optic interfaces, RF packaging, and MCM packaging in the CCR system have demonstrated error-free operation at 10 Gb/s.

IEEE Transactions on Microwave Theory and TechniquesJul 1, 200023 citations

System demonstration of a superconducting communication system

Shinichi Yorozu, Y. Hashimoto, Hideaki Numata +2 more

We report on the first complete system-level demonstration of a superconducting digital communication system. In today's digital computer and communication systems, managing data flow is a major challenge as the systems have to deal with a huge amount of information. A superconductor device may solve this problem. There have been several attempts to make superconducting switching core circuits, but there have been no complete system-level demonstrations. We have built such a system to demonstrate the efficiency of superconducting devices used in a communication system. Our system is focused on parallel processor communication, and consists of PCs as the processor elements at the three nodes, three interface boxes, and a superconductive chip immersed in a 4.2-K cryostat. The interconnection chip operation is essentially packet switching that was designed with a pipeline ring architecture. The interface box consists of parallel-serial converters, serial-parallel converters, a FIFO output buffer, and a level conversion circuit. The network system operates successfully at approximately 100 MHz, and the clock frequency is restricted by the speed of the interface ICs, not by that of the superconductive chip. We also confirmed the 2-GHz operation of the switching chip, and estimate that the total throughput of the system ran be increased to more than 10 Gbps.

IEEE Transactions on Applied SuperconductivityJun 1, 19994 citations