IEEE Transactions on Applied Superconductivity

Experimental operation of an RS flip-flop composed of nonlatching Josephson gates

Yoshinao Mizugaki, Takeshi Onomi, Kiyotaka Nakajima, Tsutomu Yamashita

Published Jun 1, 1996• 5 citations

Abstract

We present the experimental implementation of an RS flip-flop (RS-FF) composed of dc-biased coupled-SQUID (C-SQUID) gates. The C-SQUID gate is a combination of a single-junction SQUID and a double-junction SQUID. This gate utilizes nonhysteretic Josephson junctions and it is operated in nonlatching mode with dc-biasing. Several logical functions are able to be realized with a C-SQUID gate by adjusting the input bias and the input signal levels. The speed performance of the gate is evaluated by simulation for ring oscillators, and the minimum switching delay of 6.5 ps/stage is obtained under Josephson critical current density of 10 kA/cm/sup 2/. We have fabricated the RS-FF composed of two C-SQUID NOR gates. The circuit is integrated using a Nb/AlO/sub x//Nb junction technology and its operation is demonstrated experimentally.

DOI: 10.1109/77.506689

Related papers

Switching delay of a nonlatching Josephson gate evaluated from ring oscillator operation

Yoshinao Mizugaki, Kensuke Nakajima, Alexandre Shoji

The authors present the experimental results for the switching delay of a dc-biased nonlatching Josephson gate (a coupled-superconducting quantum interference device gate). The measurement is executed by the use of a ring oscillator (RO) method. A frequency-to-voltage converter is used to evaluate the oscillation frequency of the RO. The circuit is designed and fabricated using a 2.5-kA/cm/sup 2/ Nb/AlO/sub x//Nb Josephson junction technology. The results show the minimum switching delay of 18 ps.

IEEE Transactions on Applied SuperconductivityJan 1, 19982 citations

New SQUID gate and its implementation into logic circuits

Futoshi Furuta, S. Matsumoto, Hiroyuki Akaike +2 more

We propose non-latching gates based on Superconducting QUantum Interference Device (SQUID) and logic circuits based on it. The gate consists of a 3-junction-SQUID coupled with an RF-SQUID inductively. According to numerical simulation, the wide bias margin reached /spl plusmn/52%. Adopting the magnetic coupling to apply input signals, the fan-out larger than unity was obtained without reducing signal current level. These consequences enabled us to realize complicated logic functions using this gate, The gate delay was 4.5ps at Jc=10kA/cm/sup 2/. An EXOR gate composed of two gates had the bias margin of /spl plusmn/35% and the delay time of 12ps. The operation in non-latching mode is also suitable for digital circuits based on HTS junctions.

IEEE Transactions on Applied SuperconductivityJun 1, 19974 citations

Implementation of new superconducting neural circuits using coupled SQUIDs

Yoshinao Mizugaki, Kensuke Nakajima, Yasuji Sawada +1 more

A novel superconducting neuron circuit and two types of variable synapses, which are based on superconducting quantum interferometer devices (SQUIDs), are presented. A neuron circuit with good input-output isolation and steep threshold characteristics is accomplished using a combination of a single-junction SQUID coupled to a double-junction SQUID. The quantum state of the single-junction SQUID represents the neuron state, and the output voltage of the double-junction SQUID, which is operated in a nonlatching mode with shunt resistors, is a sigmoid-shaped function of the input. Both variable synapse circuits are composed of multiple shunted double-junction SQUIDs. The first type changes its conductance value by using both superconducting and voltage states. The second variable synapse circuit changes its output current digitally by switching its bias currents. Besides numerical simulations of the circuit characteristics, we have fabricated superconducting neural chips in a Nb/AlO/sub x//Nb Josephson junction technology. The fundamental operation of each element and a 2-bit neural-based A/D converter have been successfully tested. A learning system with a variable synapse is also discussed.>

IEEE Transactions on Applied SuperconductivityMar 1, 199439 citations

Fabrication of RS flip-flops using Y-Ba-Cu-O ramp-edge junctions and their operation

J.H. Park, Jangho Kim, Gun Yong Sung +4 more

We fabricated single flux quantum RS flip-flop circuits by using ramp-edge Josephson junctions and tested their performance. The junctions were constructed with two Y/sub 1/Ba/sub 2/Cu/sub 3/O/sub 7-x/ (YBCO) electrodes and a barrier layer. As barrier materials we used cobalt-doped YBCO. To insulate between YBCO layers we used Sr/sub 2/AlTaO/sub 6/ (SAT) thin films. We also fabricated RS flip-flop circuits by using YBCO ground planes to reduce the inductance of YBCO film. The fabricated Josephson junctions showed typical RSJ-like current-voltage (I-V) characteristics above 50 K. We could successfully demonstrate the correct operation of the RS flip-flop circuits at the temperatures near 50 K. We used a computer controlled digital measurement set-up to test the circuits. The RS flip-flop circuit fabricated on a ground plane showed more definite set and reset states on the voltage-flux (V-/spl phi/) modulation curves of the read SQUID than those of the circuit made without ground plane. This may be attributed to the shielding effect by a YBCO ground plane.

IEEE Transactions on Applied SuperconductivityMar 1, 20014 citations

Simulation of the Margins in Single Flux Quantum Circuits Containing π-Shifted Josephson Junctions

Yuki Yamanashi, Sotaro Nakaishi, Nobuyuki Yoshikawa

We designed several single flux quantum (SFQ) flip-flops and logic gates composed of Josephson junctions (JJs) and π-shifted JJs (π-JJs) to quantitatively evaluate effectiveness of introduction of π-JJs into the SFQ logic circuit. One-output flip-flops and logic gates were designed on the basis of the circuit design methodology we built for the SFQ circuit containing π-JJs. The designed flip-flops and logic gates have wide operating margins, the dc-bias margins of larger than ±30%, and device parameter margins of ±18%, though the static power consumption are reduced compared to conventional ones composed of JJs. We found that the difference in the critical current density between JJs and π-JJs does not affect the operating margins of the SFQ flip-flop composed of JJs and π-JJs. We devised a circuit structure of the delay flip-flop with complementary outputs composed of JJs and π-JJs (π-DFFC). The analog circuit simulation shows the dc-bias margin of the π-DFFC is larger than ±33%. These results indicate that the large-scale SFQ logic circuit system can be implemented using the flip-flops and logic gates containing π-JJs.

IEEE Transactions on Applied SuperconductivityMar 18, 201911 citations

Zero-crossing shapiro step in a three-junction SQUID magnetically coupled with two phase-shifted RF signals

Yoshinao Mizugaki, Jian Chen, S. Nishikata +3 more

We demonstrate a zero-crossing Shapiro step in a three-junction SQUID (3J-SQUID) coupled with two phase-shifted RF signals. The operation is based on periodic flux quantum transitions in the 3J-SQUID under the zero- and negatively-biasing conditions. A test circuit is fabricated using a Nb/AlO/sub x//Nb junction technology. When we feed RF signals up to 10.5 GHz, we observe a Shapiro step crossing the zero-current axis at the voltage position of the 1st order. The experimental current-voltage characteristics are quantitatively reproduced by simulation. Zero-crossing conditions for the DC offset flux and the RF power are obtained experimentally, which is also confirmed by simulation. A programmable Josephson voltage standard is discussed as one of the possible applications.

IEEE Transactions on Applied SuperconductivityJun 1, 20033 citations