Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

IEEE Transactions on Applied Superconductivity

New SQUID gate and its implementation into logic circuits

Futoshi Furuta, S. Matsumoto, Hiroyuki Akaike, Akira Fujimaki, Hisao Hayakawa

Published Jun 1, 1997• 4 citations
Publisher

Abstract

We propose non-latching gates based on Superconducting QUantum Interference Device (SQUID) and logic circuits based on it. The gate consists of a 3-junction-SQUID coupled with an RF-SQUID inductively. According to numerical simulation, the wide bias margin reached /spl plusmn/52%. Adopting the magnetic coupling to apply input signals, the fan-out larger than unity was obtained without reducing signal current level. These consequences enabled us to realize complicated logic functions using this gate, The gate delay was 4.5ps at Jc=10kA/cm/sup 2/. An EXOR gate composed of two gates had the bias margin of /spl plusmn/35% and the delay time of 12ps. The operation in non-latching mode is also suitable for digital circuits based on HTS junctions.

DOI
10.1109/77.622067

Related papers

Experimental operation of an RS flip-flop composed of nonlatching Josephson gates

Yoshinao Mizugaki, Takeshi Onomi, Kiyotaka Nakajima +1 more

We present the experimental implementation of an RS flip-flop (RS-FF) composed of dc-biased coupled-SQUID (C-SQUID) gates. The C-SQUID gate is a combination of a single-junction SQUID and a double-junction SQUID. This gate utilizes nonhysteretic Josephson junctions and it is operated in nonlatching mode with dc-biasing. Several logical functions are able to be realized with a C-SQUID gate by adjusting the input bias and the input signal levels. The speed performance of the gate is evaluated by simulation for ring oscillators, and the minimum switching delay of 6.5 ps/stage is obtained under Josephson critical current density of 10 kA/cm/sup 2/. We have fabricated the RS-FF composed of two C-SQUID NOR gates. The circuit is integrated using a Nb/AlO/sub x//Nb junction technology and its operation is demonstrated experimentally.

IEEE Transactions on Applied Superconductivity•Jun 1, 1996•5 citations

Superconductive logic circuits constructed by the use of two thresholds of SQUID

Masahiro Kawai, Yoichiro Sato, Hiroto Kagotani +1 more

This paper proposes a method for constructing superconductive logic circuits by actively using two thresholds in a superconducting quantum interference device (SQUID). First, it is demonstrated that the input–output characteristics of a SQUID with multiple inputs can be represented as a two-threshold logic function. Next, a SQUID structure is shown in which all of the input currents have the same significance and the threshold current can be varied without varying the characteristics of the Josephson junction. Each input is weighted by adjusting the internal impedance rather than the input current, and the SQUID thresholds are varied using the value of the steady current applied to an additional input. Finally, it is explained that when logic functions of two to four variables are realized using such SQUIDs, the number of logic functions that can be realized with a single SQUID is much greater than when an existing method is used, and the operating regions are reduced only slightly. © 2005 Wiley Periodicals, Inc. Syst Comp Jpn, 36(2): 42–50, 2005; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/scj.20136

Systems and Computers in Japan•Jan 1, 2005•0 citations

Experimental evaluation of some rapid single flux quantum cells

Ying Ki Kwong, V. Nandakumar

Some basic cells in the rapid single-flux quantum (RSFQ) family of superconductive logic circuits were studied. An input stage, a buffer, and an OR gate were simulated and laid out for a standard niobium-based fabrication process. The resulting circuits perform properly for clock speeds up to 1 GHz. For the simpler circuits tested, the measured margins are wide, consistent with simulations, and not very dependent on clock speed. However, margin decreases with increased circuit complexity. The input stage converts a rising edge into an SFQ pulse, which has a small amplitude and narrow width in time. On the present circuits, these pulses are about 200 mu V in amplitude and 10 ps in width. To facilitate measurement, the authors have chosen as the output an asymmetrical superconducting quantum interference device (SQUID) consisting of two Josephson junctions. It converts SFQ pulses into 2.5 mV latching output levels on chip. By inductively coupling SFQ pulses into the SQUID loop, DC current isolation between the RSFQ circuit-under-test and the output stage is provided. The SQUID was optimized for 2 GHz operations.>

IEEE Transactions on Applied Superconductivity•Mar 1, 1993•7 citations

Digital logic with YBa2Cu3O7−x dc SQUIDs

S. Schwarzbek, Roger A. Davidheiser, G.R. Fischer +2 more

We report the operation of and, exor, exnor, and inverting gates in a circuit architecture suitable for the set of all Boolean gates. Series arrays of YBa2Cu3O7−x dc superconducting quantum interference devices with integrated coils exhibit sufficient modulation to allow low-speed tests demonstrating gate logic, and lack of oscillation or latching. The best inverter operated (without load) at 36 μV, with 2 nW of gate dissipation.

Applied Physics Letters•Aug 12, 1991•14 citations

Investigation for the basic characteristics of HTS SFQ logic gate

K. Saitoh, Tadashi Utagawa, Yûji Enomoto

The characteristics of a simple logic gate which consists of an rf-Superconducting QUantum Interference Device (SQUID) and dc-SQUID has been investigated in connection with the Single-Flux-Quantum (SFQ) logic operation and Josephson junction characteristics. The Josephson junctions were made of Neodymium Barium Copper Oxide thin film employing Focused Ion Beam technology. We confirmed the generating SFQ in the rf-SQUID and simultaneous read-out by the dc-SQUID up to 50 K. It has been found that the temperature dependence of output voltage level decreased more rapid than that of critical current normal resistance product. The origin of the discrepancy was studied using a phenomenological model of the Josephson junction and numerical simulation.

IEEE Transactions on Applied Superconductivity•Jun 1, 1999•1 citation

Josephson compensating junction logic

C.J. Anderson

A Josephson superconducting quantum interference device (SQUID) digital logic family was developed that uses the R/sub nn/ region of a Josephson junction (JJ) to compensate for variations in where R/sub nn/ is the effective resistance of a JJ in the linear I-V region beyond the gap. The basic compensating junction logic (CJL) circuit is two 2-input-OR 1-2-1 interferometer isolators that, when switched, inject current into a 2-input-AND 1-2-1 interferometer. The R/sub nn/ region of several JJs is used in series with a resistor to set the current from the power supply to the 2-input-OR interferometers. The 2-input-AND interferometer is implemented with both current injection and magnetic coupling. The latch circuit uses both current injection and magnetic coupling design techniques to increase the range of I/sub O/, inductance, and resistance variation over which the latch will function correctly. Experimental measurements of CJL circuits are described.>

IEEE Transactions on Applied Superconductivity•Mar 1, 1993•0 citations
We propose non-latching gates based on Superconducting QUantum Interference Device (SQUID) and logic circuits based on it. The gate consists of a 3-junction-SQUID coupled with an RF-SQUID inductively. According to numerical simulation, the wide bias margin reached /spl plusmn/52%. Adopting the magnetic coupling to apply input signals, the fan-out larger than unity was obtained without reducing signal current level. These consequences enabled us to realize complicated logic functions using this gate, The gate delay was 4.5ps at Jc=10kA/cm/sup 2/. An EXOR gate composed of two gates had the bias margin of /spl plusmn/35% and the delay time of 12ps. The operation in non-latching mode is also suitable for digital circuits based on HTS junctions.
We present the experimental implementation of an RS flip-flop (RS-FF) composed of dc-biased coupled-SQUID (C-SQUID) gates. The C-SQUID gate is a combination of a single-junction SQUID and a double-junction SQUID. This gate utilizes nonhysteretic Josephson junctions and it is operated in nonlatching mode with dc-biasing. Several logical functions are able to be realized with a C-SQUID gate by adjusting the input bias and the input signal levels. The speed performance of the gate is evaluated by simulation for ring oscillators, and the minimum switching delay of 6.5 ps/stage is obtained under Josephson critical current density of 10 kA/cm/sup 2/. We have fabricated the RS-FF composed of two C-SQUID NOR gates. The circuit is integrated using a Nb/AlO/sub x//Nb junction technology and its operation is demonstrated experimentally.
This paper proposes a method for constructing superconductive logic circuits by actively using two thresholds in a superconducting quantum interference device (SQUID). First, it is demonstrated that the input–output characteristics of a SQUID with multiple inputs can be represented as a two-threshold logic function. Next, a SQUID structure is shown in which all of the input currents have the same significance and the threshold current can be varied without varying the characteristics of the Josephson junction. Each input is weighted by adjusting the internal impedance rather than the input current, and the SQUID thresholds are varied using the value of the steady current applied to an additional input. Finally, it is explained that when logic functions of two to four variables are realized using such SQUIDs, the number of logic functions that can be realized with a single SQUID is much greater than when an existing method is used, and the operating regions are reduced only slightly. © 2005 Wiley Periodicals, Inc. Syst Comp Jpn, 36(2): 42–50, 2005; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/scj.20136
Some basic cells in the rapid single-flux quantum (RSFQ) family of superconductive logic circuits were studied. An input stage, a buffer, and an OR gate were simulated and laid out for a standard niobium-based fabrication process. The resulting circuits perform properly for clock speeds up to 1 GHz. For the simpler circuits tested, the measured margins are wide, consistent with simulations, and not very dependent on clock speed. However, margin decreases with increased circuit complexity. The input stage converts a rising edge into an SFQ pulse, which has a small amplitude and narrow width in time. On the present circuits, these pulses are about 200 mu V in amplitude and 10 ps in width. To facilitate measurement, the authors have chosen as the output an asymmetrical superconducting quantum interference device (SQUID) consisting of two Josephson junctions. It converts SFQ pulses into 2.5 mV latching output levels on chip. By inductively coupling SFQ pulses into the SQUID loop, DC current isolation between the RSFQ circuit-under-test and the output stage is provided. The SQUID was optimized for 2 GHz operations.>
The characteristics of a simple logic gate which consists of an rf-Superconducting QUantum Interference Device (SQUID) and dc-SQUID has been investigated in connection with the Single-Flux-Quantum (SFQ) logic operation and Josephson junction characteristics. The Josephson junctions were made of Neodymium Barium Copper Oxide thin film employing Focused Ion Beam technology. We confirmed the generating SFQ in the rf-SQUID and simultaneous read-out by the dc-SQUID up to 50 K. It has been found that the temperature dependence of output voltage level decreased more rapid than that of critical current normal resistance product. The origin of the discrepancy was studied using a phenomenological model of the Josephson junction and numerical simulation.
A Josephson superconducting quantum interference device (SQUID) digital logic family was developed that uses the R/sub nn/ region of a Josephson junction (JJ) to compensate for variations in where R/sub nn/ is the effective resistance of a JJ in the linear I-V region beyond the gap. The basic compensating junction logic (CJL) circuit is two 2-input-OR 1-2-1 interferometer isolators that, when switched, inject current into a 2-input-AND 1-2-1 interferometer. The R/sub nn/ region of several JJs is used in series with a resistor to set the current from the power supply to the 2-input-OR interferometers. The 2-input-AND interferometer is implemented with both current injection and magnetic coupling. The latch circuit uses both current injection and magnetic coupling design techniques to increase the range of I/sub O/, inductance, and resistance variation over which the latch will function correctly. Experimental measurements of CJL circuits are described.>