Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Joint Conference of the European Frequency and Time Forum and IEEE International Frequency Control Symposium (EFTF/IFCS)

Advances of chip-scale atomic clock in Peking University

Jianye Zhao, Yaolin Zhang, Haoyuan Lu, Dong Hou, Shuangyou Zhang, Zhong Wang

Published Apr 1, 2015• 1 citation
Publisher

Abstract

The authors are developing chip-scale atomic clocks (CSACs) based on the85Rb coherent population trap (CPT) transition. As an intermediate milestone, we have developed a miniature atomic clock prototype. In this paper, we report on the design combing the miniature physics part, low-power digital control circuits and low-power microwave system, and the process that enable an atomic clock to be made with an overall size of 20 cm3volume, power consumption about 400 mWatts, and an Allen Deviation at 100 s of 2.9E-11.

DOI
10.1109/fcs.2015.7138882

Related papers

Advances of chip-scale atomic clock in Peking University in 2015

Jianye Zhao, Yaolin Zhang, Shuangyou Zhang +2 more

In this paper we present our advance of chip-scale atomic clock (CSAC) based on the87Rb coherent population trap (CPT) transition. Compare with last year, we made great progress in frequency instabilities and power consumption. The overall size of the clock is 20 cm3volume and the total power consumption of the whole system is less than 350mW. Especially the frequency stability (Allan deviation) of the 10 MHz output signal reaches 6×10-12at average time of 1000 s.

Joint Conference of the European Frequency and Time Forum and IEEE International Frequency Control Symposium (EFTF/IFCS)•May 1, 2016•0 citations

Advances of Chip-Scale Atomic Clock in Peking University in 2019

Jianye Zhao, Ping Guo, Lin Dan +1 more

Ever since the idea of the chip-scale atomic clock (CSAC) based on coherent population trapping (CPT) transition theory was proposed, the CSAC has been used widely in many various fields because of its characteristics of low power consumption, small size and good performance. It can be used in micro-positioning navigation and timing system, geophysical prospecting of the ocean bottom, and 5G communication system. Researchers work on reducing its volume and power consumption to make it more widely used. In the meantime, we all made great effort to improve its long-term stability. In this paper, we report our progress toward chip-scale atomic clock based on the87Rb CPT transition during 2019. We reduced the volume of the CSAC from 20 cm3to 12 cm3. For the physical part, we optimized the structure of the physical package to make sure it is possible for mass production. For the electrical part, we redesigned and rearranged the circuit, optimized the temperature control algorithm, employed a disciplining method. Finally, the frequency stability of CSAC was obtained to be 3.66×10-11, 6.39×10-12and 3.42 ×10-13at the interrogation time of 1 s, 103s and 104s respectively.

Joint Conference of the IEEE International Frequency Control Symposium and International Symposium on Applications of Ferroelectrics (IFCS-ISAF)•Jul 1, 2020•2 citations

New Progress Towards Chip-Scale Atomic Clock in Peking University

Jianye Zhao, Ping Guo, Haoyuan Lu +4 more

An ultra-low power consumed chip-scale atomic clock (CSAC) based on rubidium 87 coherent population trapping (CPT) resonance was reported in this paper. During the previous year, we focused on the power consumption deduction and dedicated to improve the frequency stability simultaneously. The power consumption of physical package was dramatically dropped to 20 mW, and thus the total power consumed by the CSAC is below 160 mW. Long term frequency stability with 1.65×10-11at 100s., and 8.91×10-12at 1000s is obtained.

Joint Conference of the European Frequency and Time Forum and IEEE International Frequency Control Symposium (EFTF/IFCS)•May 1, 2018•11 citations

The Chip-Scale Atomic Clock - Low-Power Physics Package

Robert Lutwak, Jinyi Deng, William Riley +7 more

We have undertaken a development effort to produce a prototype chip-scale atomic clock (CSAC). The design goals include short-term stability, with a total power consumption of less than 30 mW and overall device volume <1 cubic cm. The stringent power requirement dominates the physics package architecture, necessarily dictating a small volume gaseous atomic ensemble interrogated by a low-power semiconductor laser. At PTTI 2002 and PTTI 2003, we reported on laboratory experiments that underlie the fundamental architecture of our CSAC, based on interrogation of the cesium D1 transition by the technique of coherent population trapping (CPT). In the past year, the development effort has shifted from fundamental research and feasibility investigation to engineering and prototype development. In this paper, we report on the design of a rugged and compact physics package that is expected to exceed the ultimate performance and power requirements of the CSAC.

•Dec 1, 2004•64 citations

Research Progress of Chip-Scale Atomic Clock,CPT Clock

Lin Yang

This paper introduces the chip-scale atomic clock(CSAC) based on coherent population trap(CPT) theory. CPT clock is the representative of atomic miniature atomic clock in the future. Standing progress has been made for CPT clock in designing techniques, manufacturing technology, and physics mechanism,in recent years. Principle prototype of the CSAC has been developed. According to the developing trend, product of the CSAC will be offered to customer in three or five years.

Telecommunication Engineering•Jan 1, 2010•1 citation

Progress towards chip-scale atomic clock in Peking University

Jianye Zhao, Ruiyuan Liu, Hongling Meng +3 more

In this papar we reported our progress toward chip-scale atomic clock (CPT) based on the87Rb coherent population trapping (CPT) transition. During last year, we did great work in improving the performance of our CSAC, especially in frequency drift and long-term frequency stability. It is a remarkable achievement that the amplitude of the drift is around 7.0×10-12/day and long-term stability is around 6.7×10-12at 105s.

Joint Conference of the European Frequency and Time Forum and IEEE International Frequency Control Symposium (EFTF/IFCS)•Jul 1, 2017•6 citations
The authors are developing chip-scale atomic clocks (CSACs) based on the85Rb coherent population trap (CPT) transition. As an intermediate milestone, we have developed a miniature atomic clock prototype. In this paper, we report on the design combing the miniature physics part, low-power digital control circuits and low-power microwave system, and the process that enable an atomic clock to be made with an overall size of 20 cm3volume, power consumption about 400 mWatts, and an Allen Deviation at 100 s of 2.9E-11.
Ever since the idea of the chip-scale atomic clock (CSAC) based on coherent population trapping (CPT) transition theory was proposed, the CSAC has been used widely in many various fields because of its characteristics of low power consumption, small size and good performance. It can be used in micro-positioning navigation and timing system, geophysical prospecting of the ocean bottom, and 5G communication system. Researchers work on reducing its volume and power consumption to make it more widely used. In the meantime, we all made great effort to improve its long-term stability. In this paper, we report our progress toward chip-scale atomic clock based on the87Rb CPT transition during 2019. We reduced the volume of the CSAC from 20 cm3to 12 cm3. For the physical part, we optimized the structure of the physical package to make sure it is possible for mass production. For the electrical part, we redesigned and rearranged the circuit, optimized the temperature control algorithm, employed a disciplining method. Finally, the frequency stability of CSAC was obtained to be 3.66×10-11, 6.39×10-12and 3.42 ×10-13at the interrogation time of 1 s, 103s and 104s respectively.
An ultra-low power consumed chip-scale atomic clock (CSAC) based on rubidium 87 coherent population trapping (CPT) resonance was reported in this paper. During the previous year, we focused on the power consumption deduction and dedicated to improve the frequency stability simultaneously. The power consumption of physical package was dramatically dropped to 20 mW, and thus the total power consumed by the CSAC is below 160 mW. Long term frequency stability with 1.65×10-11at 100s., and 8.91×10-12at 1000s is obtained.
We have undertaken a development effort to produce a prototype chip-scale atomic clock (CSAC). The design goals include short-term stability, with a total power consumption of less than 30 mW and overall device volume <1 cubic cm. The stringent power requirement dominates the physics package architecture, necessarily dictating a small volume gaseous atomic ensemble interrogated by a low-power semiconductor laser. At PTTI 2002 and PTTI 2003, we reported on laboratory experiments that underlie the fundamental architecture of our CSAC, based on interrogation of the cesium D1 transition by the technique of coherent population trapping (CPT). In the past year, the development effort has shifted from fundamental research and feasibility investigation to engineering and prototype development. In this paper, we report on the design of a rugged and compact physics package that is expected to exceed the ultimate performance and power requirements of the CSAC.