Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

IEEE Access

Automated Verification and Optimization of SFQ Superconducting Circuits

Andrew Haslam, Kurt English, Alexander Derrickson, John F. McDonald

Published Jan 1, 2019• 3 citations
Publisher

Abstract

New tools have been created to allow a superconducting design flow for schematic design, verification, and optimization. These tools integrate with the Cadence design environment. In single flux quantum superconducting electronics, individual component values, such as wire inductances, Josephson junction critical currents, and bias currents, must be optimized to allow for maximum deviance from the designer value, which is also known as the device margin. One tool is used to create a description of the proper circuit behavior. Included with this tool is the ability to automatically create the description from a Cadence netlist. The other tool is an automated device margin circuit schematic verification and optimization tool, which widens device margins while maintaining proper circuit behavior derived from the first tool. Additionally, this optimization tool can automatically correct the circuit schematic using the proper circuit behavior description. In this paper, the functionality of the language used to create the description of the proper circuit behavior is presented. Several circuits are then verified and optimized based on their correct behavior.

DOI
10.1109/access.2019.2899873

Related papers

A Cadence-based design environment for single flux quantum circuits

Victor Adler, Chin-Hong Cheah, Kris Gaj +2 more

The semiconductor industry standard computer-aided-design (CAD) tool Cadence has been calibrated for a 3 /spl mu/m Niobium technology in order to design and build superconductive single flux quantum (SFQ) circuits. The top-down design methodology includes Verilog functional simulation, schematic capture, graphic layout, functional verification, design rule checking, electrical rule checking, and layout-vs.-schematic verification. This design framework has been used successfully at the University of Rochester in designing more than 15 elementary SFQ cells and three large scale digital and mixed-signal SFQ circuits, demonstrating significant improvement in both design efficiency and accuracy.

IEEE Transactions on Applied Superconductivity•Jun 1, 1997•27 citations

Design and Verification of SFQ Cell Library for Superconducting LSI Digital Circuits

Xiaoping Gao, Qi Qiao, Mingliang Wang +5 more

We have developed a cell library for superconducting large scale integrated (LSI) digital circuits based on Single Flux Quantum (SFQ) devices. The circuits were designed for a 6-kA/cm2Nb/AlOx/Nb junction process with 10 mask levels including one ground plane and two Nb wiring layers. The initial design and optimization of the circuit parameters were achieved by means of the optimization functions in a circuit simulator, PSCAN2, to ensure that important circuit parameters, Josephson critical current (IC), bias current (Ibias), and inductance satisfied minimal margin requirements. Critical margins of ICand Ibiaswere then further improved manually. To compensate the scattering in the circuit parameters from fabrication by design as much as possible, the critical junction parameters were optimized to further centralize the IC. The library cells were laid out following our design rules determined by systematic experiments on process control monitors (PCM). Basic cells including Josephson transmission lines, splitters, confluence buffers, D flip-flops, T flip-flops, and XOR and NDRO gates were designed, fabricated, and successfully tested at low frequencies. Wide overlaps of the operating regions for the common bias voltages were confirmed.

IEEE Transactions on Applied Superconductivity•Mar 11, 2021•34 citations

MarginX: Simple and Fast Circuit Parameter Optimization Tool for Superconductor Circuits

Sho MATSUOKA, Nobuyuki Yoshikawa, Yuki Yamanashi

For integrated circuit design, optimizing circuit parameters is crucial to achieve wide operating margins and high yields, even in the presence of fluctuations and variations in device characteristics. In this paper, we report the development of a new circuit parameter optimization tool for superconductor integrated circuits, leveraging the latest analog circuit simulator and the center of gravity method. The developed optimization tool, implemented in C++, utilizes a parallel processing algorithm for highspeed optimization. By using only the phase information of the Josephson junction to distinguish the correct behavior of the circuit, this tool can be applied not only to conventional single flux quantum (SFQ) circuits but also to superconductor circuits whose behavior is not based on a 2π phase change. We optimized several SFQ logic gates and compared the margin expansion and optimization time with conventional optimization tools. Our tool achieved an optimization time of less than 2% of that of conventional tools in most cases. This optimization tool facilitates the rapid parameter optimization of any superconductor circuits containing various types of Josephson junctions.

IEICE Transactions on Electronics•May 27, 2025•3 citations

Design automation methodology and tools for superconductive electronics

Massoud Pedram, Yanzhi Wang

Josephson junction-based superconducting logic families have been proposed to implement analog and digital signals, which can achieve low energy dissipation and ultra-fast switching speed. There are two representative technologies: DC-biased RSFQ (rapid single flux quantum) technology and its variants that achieve a verified speed of 370 Ghz, and AC-biased AQFP (adiabatic quantum-flux-parametron) that achieves an energy dissipation near quantum limits. Despite extraordinary characteristics of the superconducting logic families, many technical challenges remain, including the choice of circuit fabrics and architectures that utilize the SFQ technology and the development of effective design automation methodologies and tools. This paper presents our work on developing design flows and tools for DC- and AC-biased SFQ circuits, leveraging unique characteristics and design requirements of the SFQ logic families. More precisely, physical design algorithms, including placement, clock tree routing, and signal routing algorithms targeting RSFQ circuits are presented first. Next, a majority/minority gate-based automatic synthesis framework targeting AQFP logic circuits is described. Finally, experimental results to demonstrate the efficacy of the proposed framework and tools are presented.

•Nov 5, 2018•15 citations

ased Design Environment for Single Flux uantum Circuits

Victor Adler, Chin-Hong Cheah, Kris Gaj +2 more

The semiconductor industry standard compu- ter-aided-des~gn (CAD) tool Cadence has been calibrated for a 3 pm Niobium technology in order to design and build superconductive single flux quantum (SFQ) circuits. The top-down design methodology includes Verilog func- tional simulation, schematic capture, graphic layout, func- cation, design rule checking, electrical rule checking, and layout-vs.-schematic verification. This de- sign framework has been used successfully at the Univer- sity of Rochester in designing more than 15 elementary SFQ cells and three large scale digital and mixed-signal SFQ circuits, de onstrating significant improvement in both design efficiency and accuracy.

•Jan 1, 1997•0 citations

Circuit Description and Design Flow of Superconducting SFQ Logic Circuits

Kazuyoshi Takagi, Nobutaka Kito, Naofumi Takagi

Superconducting Single-Flux-Quantum (SFQ) devices have been paid much attention as alternative devices for digital circuits, because of their high switching speed and low power consumption. For large-scale circuit design, the role of computer-aided design environment is significant. As the characteristics of the SFQ devices are different from conventional devices, a new design environment is required. In this paper, we propose a new timing-aware circuit description method which can be used for SFQ circuit design. Based on the description and the dedicated algorithms we have been developing for SFQ logic circuit design, we propose an integrated design flow for SFQ logic circuits. We have designed a circuit using our developed design tools along with the design flow and demonstrated the correct operation.

IEICE Transactions on Electronics•Jan 1, 2014•14 citations
New tools have been created to allow a superconducting design flow for schematic design, verification, and optimization. These tools integrate with the Cadence design environment. In single flux quantum superconducting electronics, individual component values, such as wire inductances, Josephson junction critical currents, and bias currents, must be optimized to allow for maximum deviance from the designer value, which is also known as the device margin. One tool is used to create a description of the proper circuit behavior. Included with this tool is the ability to automatically create the description from a Cadence netlist. The other tool is an automated device margin circuit schematic verification and optimization tool, which widens device margins while maintaining proper circuit behavior derived from the first tool. Additionally, this optimization tool can automatically correct the circuit schematic using the proper circuit behavior description. In this paper, the functionality of the language used to create the description of the proper circuit behavior is presented. Several circuits are then verified and optimized based on their correct behavior.
The semiconductor industry standard computer-aided-design (CAD) tool Cadence has been calibrated for a 3 /spl mu/m Niobium technology in order to design and build superconductive single flux quantum (SFQ) circuits. The top-down design methodology includes Verilog functional simulation, schematic capture, graphic layout, functional verification, design rule checking, electrical rule checking, and layout-vs.-schematic verification. This design framework has been used successfully at the University of Rochester in designing more than 15 elementary SFQ cells and three large scale digital and mixed-signal SFQ circuits, demonstrating significant improvement in both design efficiency and accuracy.
We have developed a cell library for superconducting large scale integrated (LSI) digital circuits based on Single Flux Quantum (SFQ) devices. The circuits were designed for a 6-kA/cm2Nb/AlOx/Nb junction process with 10 mask levels including one ground plane and two Nb wiring layers. The initial design and optimization of the circuit parameters were achieved by means of the optimization functions in a circuit simulator, PSCAN2, to ensure that important circuit parameters, Josephson critical current (IC), bias current (Ibias), and inductance satisfied minimal margin requirements. Critical margins of ICand Ibiaswere then further improved manually. To compensate the scattering in the circuit parameters from fabrication by design as much as possible, the critical junction parameters were optimized to further centralize the IC. The library cells were laid out following our design rules determined by systematic experiments on process control monitors (PCM). Basic cells including Josephson transmission lines, splitters, confluence buffers, D flip-flops, T flip-flops, and XOR and NDRO gates were designed, fabricated, and successfully tested at low frequencies. Wide overlaps of the operating regions for the common bias voltages were confirmed.
For integrated circuit design, optimizing circuit parameters is crucial to achieve wide operating margins and high yields, even in the presence of fluctuations and variations in device characteristics. In this paper, we report the development of a new circuit parameter optimization tool for superconductor integrated circuits, leveraging the latest analog circuit simulator and the center of gravity method. The developed optimization tool, implemented in C++, utilizes a parallel processing algorithm for highspeed optimization. By using only the phase information of the Josephson junction to distinguish the correct behavior of the circuit, this tool can be applied not only to conventional single flux quantum (SFQ) circuits but also to superconductor circuits whose behavior is not based on a 2π phase change. We optimized several SFQ logic gates and compared the margin expansion and optimization time with conventional optimization tools. Our tool achieved an optimization time of less than 2% of that of conventional tools in most cases. This optimization tool facilitates the rapid parameter optimization of any superconductor circuits containing various types of Josephson junctions.
Josephson junction-based superconducting logic families have been proposed to implement analog and digital signals, which can achieve low energy dissipation and ultra-fast switching speed. There are two representative technologies: DC-biased RSFQ (rapid single flux quantum) technology and its variants that achieve a verified speed of 370 Ghz, and AC-biased AQFP (adiabatic quantum-flux-parametron) that achieves an energy dissipation near quantum limits. Despite extraordinary characteristics of the superconducting logic families, many technical challenges remain, including the choice of circuit fabrics and architectures that utilize the SFQ technology and the development of effective design automation methodologies and tools. This paper presents our work on developing design flows and tools for DC- and AC-biased SFQ circuits, leveraging unique characteristics and design requirements of the SFQ logic families. More precisely, physical design algorithms, including placement, clock tree routing, and signal routing algorithms targeting RSFQ circuits are presented first. Next, a majority/minority gate-based automatic synthesis framework targeting AQFP logic circuits is described. Finally, experimental results to demonstrate the efficacy of the proposed framework and tools are presented.
The semiconductor industry standard compu- ter-aided-des~gn (CAD) tool Cadence has been calibrated for a 3 pm Niobium technology in order to design and build superconductive single flux quantum (SFQ) circuits. The top-down design methodology includes Verilog func- tional simulation, schematic capture, graphic layout, func- cation, design rule checking, electrical rule checking, and layout-vs.-schematic verification. This de- sign framework has been used successfully at the Univer- sity of Rochester in designing more than 15 elementary SFQ cells and three large scale digital and mixed-signal SFQ circuits, de onstrating significant improvement in both design efficiency and accuracy.
Superconducting Single-Flux-Quantum (SFQ) devices have been paid much attention as alternative devices for digital circuits, because of their high switching speed and low power consumption. For large-scale circuit design, the role of computer-aided design environment is significant. As the characteristics of the SFQ devices are different from conventional devices, a new design environment is required. In this paper, we propose a new timing-aware circuit description method which can be used for SFQ circuit design. Based on the description and the dedicated algorithms we have been developing for SFQ logic circuit design, we propose an integrated design flow for SFQ logic circuits. We have designed a circuit using our developed design tools along with the design flow and demonstrated the correct operation.