Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

The Japan Society of Applied Physics

△Evaluation of Interference in Low-Voltage RSFQ Circuits

Takumi Takinami

Published Feb 13, 2013• 0 citations
OpenAlex

Related papers

Evaluation of Low-Voltage RSFQ Circuits Using Unshunted Junctions

Masamitsu Tanaka

The Japan Society of Applied Physics•Feb 13, 2013•0 citations

Analysis of Interference for Low-Voltage-Driven SFQ Circuits

Takumi Takinami, Ito Masato, Kitayama Atsushi +2 more

IEICE Technical Report; IEICE Tech. Rep.•Jan 17, 2013•0 citations

Study on Passive Transmission Lines Used in Low-Voltage-Biased RSFQ Circuit

Takumi Takinami, Masato Ito, Kitayama Atsushi +2 more

IEICE Technical Report; IEICE Tech. Rep.•Jul 12, 2012•0 citations

Engineering issues in high-frequency RSFQ circuits

T. Van Duzer, L Zheng, Xiangchao Meng +6 more

Physica C Superconductivity•Aug 1, 2002•16 citations

High-Speed Operation of 0.25-mV RSFQ Arithmetic Logic Unit Based on 10-kA/cm2 Nb Process Technology

Masamitsu Tanaka, Kitayama Atsushi, Masakazu Okada +4 more

We report the successful operation of a low-power arithmetic logic unit (ALU) based on a low-voltage rapid single-flux-quantum (LV-RSFQ) logic circuit, whereby a dc bias current is fed to circuits from lowered constant-voltage sources through small resistors. Both the static and dynamic energy consumptions are reduced because of the reduction in the amplitudes of voltage pulses across the Josephson junctions, with a trade-off of slightly slower switching speeds. The designed bias voltage was set to 0.25mV, which is one-tenth that of our standard RSFQ circuit design. We investigated several issues related to such low-voltage operation, including margins and timing design. To achieve successful operation, we tuned the circuit parameters in the logic gate design and carefully controlled the timing by considering the interference of pulse signals. We show test results for the low-voltage ALU in on-chip high-speed testing. The circuit was fabricated using the AIST Nb/AlOx/Nb Advanced Process with a critical current density of 10kA/cm2. We verified that arithmetic and logical operations were correctly implemented and obtained dc bias margins of 18% at a target clock frequency of 20GHz and achieved a maximum clock frequency of 28GHz with a power consumption of 28µW. These experimental results indicate energy efficiency of 3.6 times that of the standard RSFQ circuit design.

IEICE Transactions on Electronics•Jan 1, 2014•8 citations

Noise consideration in RSFQ circuits

V. K. Kaplunenko

Physica C Superconductivity•Aug 1, 2002•1 citation
We report the successful operation of a low-power arithmetic logic unit (ALU) based on a low-voltage rapid single-flux-quantum (LV-RSFQ) logic circuit, whereby a dc bias current is fed to circuits from lowered constant-voltage sources through small resistors. Both the static and dynamic energy consumptions are reduced because of the reduction in the amplitudes of voltage pulses across the Josephson junctions, with a trade-off of slightly slower switching speeds. The designed bias voltage was set to 0.25mV, which is one-tenth that of our standard RSFQ circuit design. We investigated several issues related to such low-voltage operation, including margins and timing design. To achieve successful operation, we tuned the circuit parameters in the logic gate design and carefully controlled the timing by considering the interference of pulse signals. We show test results for the low-voltage ALU in on-chip high-speed testing. The circuit was fabricated using the AIST Nb/AlOx/Nb Advanced Process with a critical current density of 10kA/cm2. We verified that arithmetic and logical operations were correctly implemented and obtained dc bias margins of 18% at a target clock frequency of 20GHz and achieved a maximum clock frequency of 28GHz with a power consumption of 28µW. These experimental results indicate energy efficiency of 3.6 times that of the standard RSFQ circuit design.