International Conference on Intelligent Information Hiding and Multimedia Signal Processing (IIH-MSP)

An FPGA-Based Design of Efficient QKD Sifting Module

Qiong Li, Zhibin Lin, Dan Le, Hucheng Liu

Published Aug 1, 2014• 1 citation

Abstract

Quantum Key Distribution (QKD) technique has drawn many attentions because it can generate and distribute cryptographic keys with provable information theoretic security. To achieve a high secure key rate, it is a developing trend to adopt the FPGA-based scheme. Sifting is an important processing module of QKD post processing system (QKDPPS) and its communication traffic and input data rate are much larger than other modules of QKDPPS. In this paper, a FPGA-based design of efficient QKD sifting module is presented. To reduce the interaction data amount and thus increase the secure key rate, a high compression ratio round-length based compression encoder and decoder are designed in the sifting modules of two parties. To accelerate the processing speed and thus increase the secure key rate, parallelized processing scheme is designed. The experimental results demonstrate the feasibility and efficiency of the sifting module.

DOI: 10.1109/iih-msp.2014.61

Related papers

A FPGA Based Real-time Design of Efficient Sifting Module in QKD System

Qiong Li, Xiong Shaojin, Dan Le +2 more

Since the Quantum Key Distribution (QKD)technique makes it possible to construct an absolute secure cryptographic system by combing the One-time pad, QKD has drawn many attention these years. The insufficient implementation speed of the post-processing system of QKD is one of the greatest obstacle to wide application of QKD. The sifting module of QKD post-processing system needs to deal with the heaviest incoming load, it is of crucial importance to study how to design and implement an efficient sifting module to accelerate the QKD post-processing system. In this paper, an efficient FPGA based design scheme of the sifting module is presented. Our scheme can decrease the demands for storage resource and communication traffic obviously.

IEEE International Conference on Cloud EngineeringMar 1, 20141 citation

Efficient FPGA-Based Implementation of Quantum Key Distribution Post-Processing System

Lianye Liao, Shi‐Hai Sun

Quantum key distribution (QKD), based on quantum mechanics, enables unconditionally secure key exchange even against adversaries with unlimited computing power. As the core of QKD post-processing, information reconciliation (IR) and privacy amplification (PA) ensure key consistency and security by correcting errors and removing leaked information. With the trend toward miniaturized and chip-based QKD systems, post-processing modules require highly integrated designs. FPGAs offer an ideal solution due to their low cost, power efficiency, and flexibility. This paper presents an FPGA-based QKD post-processing architecture using a polar codes-based appending IR algorithm, achieving reconciliation efficiency better than 1.1 under Eµ≥ 0.06 and Rm= 4. A convolution-structured Toeplitz hash module is developed for PA, supporting 53.13 Mbps data rate and 26.45 Mbps key rate with RPA= 0.5. The complete system is implemented on a Xilinx XCKU040 FPGA. Experimental results show support for 176.58 Mbps input, 36.59 Mbps real-time processing, and 17.56 Mbps key output, demonstrating strong performance and engineering suitability. The design features high integration and portability, offering a practical hardware solution for efficient QKD post-processing.

IEEE International Conference on Electronics, Communications and Intelligent Science (ECIS)May 23, 20250 citations

An FPGA-Based Communication Scheme of Classical Channel in High-Speed QKD System

Qiong Li, Siyou Ma, Haokun Mao +1 more

The development of quantum computer technology has brought unprecedented threats to traditional cryptography methods. So far, the combination of Quantum Key Distribution (QKD) and one-time pad cryptography is the best solution to overcome the problem since it makes provable information-theoretic secure encryption possible. While the final key generation rate of most QKD systems cannot meet the needs of practical applications. One of the important reasons is the unsatisfied performance of communication scheme of classical channel in the QKD post processing system (QKDPPS). In this paper, an efficient FPGA-based communication scheme of classical channel in high speed QKD system is presented. Considering the following features of high transmission speed, multiple data types, large data quantity and strict data sequence of the communication over classical channel in a high-speed QKD system, the optical fiber is chosen as the communication medium and a high performance transmission protocol suitable for QKD is designed, including the packeting strategy based on data exchange rate and a reliability assurance scheme on the data link layer. The experimental results demonstrate that our communication scheme can provide stable communication service at 1.66 Gbps for a high-speed QKD system.

International Conference on Intelligent Information Hiding and Multimedia Signal Processing (IIH-MSP)Aug 1, 20144 citations

Research on error-correction algorithm of high-speed QKD system based on FPGA

Shi-Biao Tang, Jie Cheng

In the process of quantum key distribution (QKD), error correction algorithm is used to correct the error bits of the key at both ends. The existing applied QKD system has a low key rate and is generally Kbps of magnitude. Therefore, the performance requirement of data processing such as error correction is not high. In order to cope with the development demand of high-speed QKD system in the future, this paper introduces the Winnow algorithm to realize high-speed parity and hamming error correction based on Field Programmable Gate Array (FPGA), and explores the performance limit of this algorithm. FPGA hardware implementation can achieve the scale of Mbps bandwidth, with choosing different group length of sifted key by different error rate, and can achieve higher error correction efficiency by reducing the information leakage in the process of error correction, and improves the QKD system’s secure key rate, thus helping the future high-speed QKD system.

International Journal of Quantum InformationMar 1, 20192 citations

A Real-Time QKD System Based on FPGA

Hongfei Zhang, Jian Wang, Ke Cui +7 more

A real-time quantum key distribution (QKD) system is developed in this paper. In the system, based on the feature of a field-programmable gate array, secure key extraction control and algorithm have been optimally designed to perform sifting, error correction, and privacy amplification altogether in real time. In the QKD experiment, information synchronization mechanism and high-speed classic data channel are designed to ensure the steady operation of the system. Decoy state and synchronous laser light source are used in the system, while the length of optical fiber between Alice and Bob is 20 km. With photons repetition frequency of 20 MHz, the final key rate could reach 17 kb/s. Smooth and robust operation is verified with 6 h continuous test and associated with encrypted voice communication test.

arXiv:1301.2383Journal of Lightwave TechnologySep 7, 201272 citations

High-speed Implementation of FFT-based Privacy Amplification on FPGA in Quantum Key Distribution

Qiong Li, Bingze Yan, Haokun Mao +1 more

Privacy amplification (PA) is a vital procedure in quantum key distribution (QKD) to generate the secret key that the eavesdropper has only negligible information from the identical correcting key for the communicating parties. With the increase of repeat frequency of discrete-variable QKD (DV-QKD) system, the processing speed of PA has become the bottle neck restricting DV-QKD's secure key rate. The PA using Toeplitz-based Hash function is adopted widely because of its simplicity and parallel feature. Because this algorithm can be accelerated with Fast Fourier Transform (FFT), an improved scheme PA for Field-programmable Gate Array (FPGA) based on this is proposed. This paper improves the custom FFT-based algorithm by reducing the number of computations and read/write memory operations significantly. The correctness is verified when implemented in a Xilinx Virtex-6 FPGA. Meanwhile, the processing speed of improved scheme can nearly double the classical Toeplitz Hashing scheme on FPGA through the actual experiment.

arXiv:1809.07592Sep 20, 20182 citations