Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Technical digest - International Electron Devices Meeting/Technical digest

All-refractory Josephson logic circuits

D. W. Jillie, L. N. Smith, Harry Kroger

Published Jan 1, 1981• 4 citations
Publisher
DOI
10.1109/iedm.1981.190184

Related papers

A Superconducting IC Technology Based on Refractory Josephson Tunnel Junctions

S. Takada

Springer eBooks•Jan 1, 1989•0 citations

All Refractory Josephson Integration Process with NbN Junctions

S. Kosaka

Springer eBooks•Jan 1, 1986•4 citations

PHASE-COUPLED JOSEPHSON LOGIC CIRCUIT

T. Fujimori, Akira Nakajima, Masanori Sugahara +1 more

Elsevier eBooks•Jan 1, 1982•0 citations

Scaling of Josephson Logic Circuits.

H.L. Ko

•Jan 1, 1987•0 citations

SQUIDS in Josephson Logic Circuits

Heinz Jäckel

Springer eBooks•Jan 1, 1983•0 citations

High speed logic operations of all refractory Josephson integrated circuits

S. Kosaka, Akira Shoji, Masahiro Aoyagi +4 more

A chain circuit of four-junction logic gates consisting of all refractory junctions with niobium nitride (NbN)-niobium (Nb) double-layered electrodes has been fabricated with a 2.5-μm minimum feature. A reactive ion etching technique has been used for patterning every layer such as junction electrodes, molybdenum resistors, and insulation layers. The minimum logic delay of 18 ps/gate has been obtained in the experimental circuit.

Applied Physics Letters•Jul 15, 1983•16 citations