IEEE Transactions on Applied Superconductivity

Single flux quantum elements based on a single-layer of a high-T/sub c/ superconductor

V. K. Kaplunenko, Е. А. Степанцов, H. R. Yi, T. Claeson, Hannes Toepfer, Gernot Hildebrandt, Friedrich Uhlmann, E. Wikborg

Published Jun 1, 1997• 7 citations

Publisher

Abstract

We have designed, fabricated and successfully tested three SFQ elements: a toggle flip-flop, a SFQ voltage amplifier, and an RS-flip-flop. The design uses a single superconducting layer and it is optimized by repeated computer simulations and repeated inductance calculations. The inductances are made as narrow slits of 0.5 /spl mu/m width. Their values are calculated numerically taking into account material parameters derived from experiment. The YBCO junctions are either of step edge type on LaAlO/sub 3/ substrates or located on two closely spaced bi-crystal grain boundaries on a novel YSZ tricrystal substrate. Carbon masks were used to form steps on LaAlO/sub 3/ substrates and for the YBCO patterning. Voltage amplifier shows operation up to 60 K, and both flip-flops were observed to operate at temperatures up to 30 K with parameters close to the simulated values. The operation frequency of a T-flip-flop cell of about 150 GHz was achieved and a new measurement technique of the margins of an RS trigger is suggested.

DOI: 10.1109/77.622005

Related papers

A new design approach for High-T/sub c/ based RSFQ logic

V. K. Kaplunenko, Z. G. Ivanov, Alexei L. Bogdanov +9 more

We suggest a new design of Rapid Single Flux Quantum (RSFQ) logic circuits which is based on a single superconducting layer and does not require a superconducting ground plane. The small inductances of about 10 pH, that are obligatory for the RSFQ applications, are formed as narrow slits with width comparable to the London penetration depth (/spl cong/0.15 /spl mu/m). The design allows us to decrease the geometric size of the RSFQ cell and can be applied to low-T/sub c/ circuits as well. Test circuits have been implemented using YBaCuO grain boundary junctions on assymmetric 32/spl deg/Y-ZrO/sub 2/ bi-crystals to measure the slit inductance per unit length and the mutual inductance of neighboring slits. A typical inductance of a 0.4 pm slit was determined to be 0.7pH//spl mu/m. We present a new design and a computer simulation of a flip-flop circuit based on these inductance measurements. To realize these circuits experimentally one needs at least two grain boundaries, separated by a distance of 10 to l5 /spl mu/m, or to use bi-epitaxial or step-edge junction technology.>

IEEE Transactions on Applied SuperconductivityJun 1, 199510 citations

Design and Operation of HTS SFQ Circuit Elements

Koji Tsubone, H. Wakana, Y. Tarutani +3 more

Single flux quantum (SFQ) circuit elements have been designed and fabricated using the YBa 2 Cu 3 O 7-δ ramp-edge junction technology. Logic operations of SFQ circuit elements, such as a toggle flip-flop (T-FF), a set-reset flip-flop (RS-FF), and a 96-junction Josephson transmission line (JTL), were successfully demonstrated, and dc supply current margins were confirmed up to temperatures higher than 30 K. The circuit layout was improved in order to suppress the critical current (I c ) spread that appears during the junction fabrication procedure. By employing the new circuit layout rule, correct operations at temperatures from 27 K to 34 K with dc supply current margins wider than ±7% were confirmed for the T-FF with a single output. Moreover, the maximum operating frequencies of T-FFs were measured to be 360GHz at 4.2K and 210GHz at 41K, which are substantially higher than the values for the circuits with the conventional layout. According to the simulation result, the maximum operating frequency at 40 K was expected to be approximately 50% of the characteristic frequency at a bit error rate (BER) less than 10 -6 .

IEICE Transactions on ElectronicsMar 1, 20074 citations

Fabrication of RS flip-flops using Y-Ba-Cu-O ramp-edge junctions and their operation

J.H. Park, Jangho Kim, Gun Yong Sung +4 more

We fabricated single flux quantum RS flip-flop circuits by using ramp-edge Josephson junctions and tested their performance. The junctions were constructed with two Y/sub 1/Ba/sub 2/Cu/sub 3/O/sub 7-x/ (YBCO) electrodes and a barrier layer. As barrier materials we used cobalt-doped YBCO. To insulate between YBCO layers we used Sr/sub 2/AlTaO/sub 6/ (SAT) thin films. We also fabricated RS flip-flop circuits by using YBCO ground planes to reduce the inductance of YBCO film. The fabricated Josephson junctions showed typical RSJ-like current-voltage (I-V) characteristics above 50 K. We could successfully demonstrate the correct operation of the RS flip-flop circuits at the temperatures near 50 K. We used a computer controlled digital measurement set-up to test the circuits. The RS flip-flop circuit fabricated on a ground plane showed more definite set and reset states on the voltage-flux (V-/spl phi/) modulation curves of the read SQUID than those of the circuit made without ground plane. This may be attributed to the shielding effect by a YBCO ground plane.

IEEE Transactions on Applied SuperconductivityMar 1, 20014 citations

Operation of HTS Toggle-Flip-Flop Circuit With Improved Layout Design

Koji Tsubone, H. Wakana, Yoshinobu Tarutani +4 more

Toggle-flip-flop (T-FF) is one of the most important high-Tcsuperconducting single-flux quantum (HTS SFQ) circuit components and has been designed and fabricated by using YBa2Cu3O7-deltaramp-edge junction technology. The circuit layout of the T-FF was improved to suppress the junction critical current (Ic) spread in the circuit. Test circuits, which include a T-FF with a single output for evaluating the logic operation and measuring the operating frequency, were fabricated and their operation characteristics were investigated. The T-FF circuit with a single output was successfully operated and finite direct current (dc) supply current margins were obtained at temperatures from 27 to 34 K. Moreover, the maximum operating frequency of the T-FF was estimated to be 360 GHz at 4.2 K and 114 GHz at 41 K. In addition, reduction of dc supply current margins due to thermal noise was also investigated. According to the numerical simulation in which parasitic inductances were taken into account, the narrowest margin in the T-FF circuit wider than plusmn10% was maintained with a bit-error rate (BER) of 10-6up to 40 K

IEEE Transactions on Applied SuperconductivityDec 1, 200615 citations

HTS SFQ T-flip flop with directly coupled readout

A. G. Sun, D.J. Durand, James M. Murduck +4 more

The authors report the design, fabrication, and test results of single flux quantum (SFQ) toggle flip flop circuits. These circuits, investigated as building blocks of an HTS counting ADC, feature a directly coupled readout junction stack similar to those used in LTS RSFQ circuits. The directly coupled circuit delivers higher readout voltage, hence potentially higher operating speed than magnetically coupled alternatives. The circuits were fabricated using two multilayer HTS SNS junction integrated circuit technologies (one at Northrop Grumman and the other at TRW) featuring three YBCO depositions. Initial testing demonstrated toggling of a T-flip flop in response to SFQ pulses generated by integrated dc/SFQ converters. The readout voltage is shown to approach 40% of the junction I/sub C/R/sub N/ product, and as high as 100 /spl mu/V at 65K. Test results are compared with predicted fabrication process parameter requirements. To increase margins and tolerance to process parameter variations, improvements to the design have been made using JSpice and MALT.

IEEE Transactions on Applied SuperconductivityJun 1, 199914 citations

Operation of Toggle Flip-Flop Circuits Up to 500 GHz Based on Vertically-Stacked High-Temperature Superconductor Josephson Junctions

Taishi Kimura, Kemmei Kajino, Makoto Watanabe +3 more

We report a developed single-flux-quantum (SFQ) circuit fabrication process for vertically-stacked interface-treated Josephson junctions by using high-temperature superconductor (HTS) and also report the 500 GHz operation of a toggle flip-flop (TFF). As the first trial of the circuit operation, we fabricated TFF circuits, because TFF is used as a benchmark circuit to indicate potential of the circuit operating speed. To develop the circuit fabrication process, we utilized the counter YBCO layer as a wiring layer. We obtained resistively-shunted-junction behavior of single junction fabricated by new process. In addition, we observed current-voltage characteristics at the input port and the output port of the TFF, and confirmed that the input voltage coincided with twice the output voltage up to 1.1 mV at 4.2 K, which corresponds to the correct operation up to 500 GHz. This frequency is the highest value in HTS circuits ever observed, which suggests the high potential of the vertically-stacked JJs for the circuit operation.

IEEE Transactions on Applied SuperconductivityJun 1, 20097 citations