Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

IEICE Transactions on Electronics

Nb 9-Layer Fabrication Process for Superconducting Large-Scale SFQ Circuits and Its Process Evaluation

Shuichi Nagasawa, K. Hinode, T. Satoh, 睦夫 日高, Hiroyuki Akaike, Akira Fujimaki, Nobuyuki Yoshikawa, Kazuyoshi Takagi, Naofumi Takagi

Published Jan 1, 2014• 169 citations
Publisher

Abstract

We describe the recent progress on a Nb nine-layer fabrication process for large-scale single flux quantum (SFQ) circuits. A device fabricated in this process is composed of an active layer including Josephson junctions (JJ) at the top, passive transmission line (PTL) layers in the middle, and a DC power layer at the bottom. We describe the process conditions and the fabrication equipment. We use both diagnostic chips and shift register (SR) chips to improve the fabrication process. The diagnostic chip was designed to evaluate the characteristics of basic elements such as junctions, contacts, resisters, and wiring, in addition to their defect evaluations. The SR chip was designed to evaluate defects depending on the size of the SFQ circuits. The results of a long-term evaluation of the diagnostic and SR chips showed that there was fairly good correlation between the defects of the diagnostic chips and yields of the SRs. We could obtain a yield of 100% for SRs including 70,000JJs. These results show that considerable progress has been made in reducing the number of defects and improving reliability.

DOI
10.1587/transele.e97.c.132

Related papers

Device Yield in Nb-Nine-Layer Circuit Fabrication Process

Mutsuo Hidaka, Shuichi Nagasawa, K. Hinode +1 more

We are investigating device yield in our Nb-nine-layer fabrication process for single-flux-quantum (SFQ) circuits, in which the critical current density of the Nb/AlOx/ Nb Josephson junction (JJ) is 10 kA/cm2and the minimum JJ size is 1 μm2. We fabricated several shift registers (SRs) with different sizes that exhibit bit capacities from 16 to 2560 bits on a chip on many wafers. The SR yields correlate roughly with process defect test results using diagnostic chips, which are included in all wafers and consist of various diagnostic patterns such as for interlayer and intralayer insulations. When the defect number was above a certain level, the SR yield drastically degraded. The other reason of SR yield degradation is poor size uniformity of JJ patterns. The JJ pattern resolutions using our i-line stepper depend on the several-μm-level flatness of wafers. All SRs on a chip consisting of 68 990 JJs operated correctly. We obtained both “good” and “poor” chips without intentional changes of process conditions. The “poor” chip was strongly affected by magnetic flux traps. We believe that determining the cause of this difference is key to fabricating SFQ circuits consisting of 100 000 or more JJs.

IEEE Transactions on Applied Superconductivity•Jan 1, 2013•13 citations

Current status and future prospect of the Nb-based fabrication process for single flux quantum circuits

Mutsuo Hidaka, Shuichi Nagasawa, T. Satoh +2 more

The Superconductivity Research Laboratory has successfully fabricated large quantities of single flux quantum (SFQ) large scale integrated circuits, including several thousands of Josephson junctions (JJs). Using a Jc = 2.5 kA cm−2 process in which the number of Nb layers was four and the minimum JJ size was 2 µm square. We developed a new advanced fabrication process that produced a Jc = 10 kA cm−2, nine Nb layers and a minimum JJ size of 1 µm square. The increase in the number of Nb layers was achieved by using a planarization technique. The target of our next generation process is a Jc = 40 kA cm−2 with a 0.5 µm square for the minimum junction size. This specification will be achieved by using advanced semiconductor technologies. This process will enable SFQ circuits to be produced with one million JJs on a chip and achieve a clock frequency greater than 100 GHz.

Superconductor Science and Technology•Feb 15, 2006•62 citations

A double-active-layer NB-based fabrication process for superconducting digital integrated circuits

Mingfan Chen, Shucheng Yang, Liliang Ying +7 more

Abstract We present SIMIT-Nb08, an eight-layer Nb-based fabrication process for double-active-layer single-flux-quantum (SFQ) digital circuits, aimed at overcoming the routing congestion and integration ‘density wall’ of planar SFQ designs. Both Nb/Al–AlO x /Nb JJ layers were designed with the same nominal critical current density of J c = 6 kA cm −2 , and the measured values were 6.15 and 6.26 kA cm −2 for the lower and upper JJ layers, respectively. This architecture incorporates a dual-ground-plane structure to reduce interlayer electromagnetic coupling and shield stray magnetic flux generated by bias lines. A stop-on-metal chemical mechanical polishing module was implemented to provide a controlled dielectric thickness and a planar surface for upper-layer device fabrication. We validate a double-layer SFQ logic cell library with wide DC bias margins on both layers, and demonstrate ultra-high-speed dynamic operation via a toggle flip-flop-based frequency-divider test exceeding 100 GHz. In addition, the process and cross-layer interconnect reliability are demonstrated by functional operation of a cross-layer one-bit full adder and an eight-bit shift register (SR), where the SR exhibits an effective junction-density improvement of ∼4× over typical single-layer implementations. Post-route benchmarking on a 320-cell SR indicates that SIMIT-Nb08 delivers substantial improvements in power, performance, and area, including a 32.2% reduction in area, a 25.0% increase in maximum operating frequency ( f max ), and a 65.3% reduction in estimated power compared with SIMIT-Nb03 (29.9%, 6.3%, and 62.5%, respectively, compared with SIMIT-Nb04), indicating its potential for routing-constrained SFQ digital circuits.

Superconductor Science and Technology•Sep 30, 2026•0 citations

Development of 15kA/cm$^2$ Fabrication Process for Superconducting Integrated Digital Circuits

Liliang Ying, Xue Zhang, Guixiang He +7 more

A new fabrication process for superconducting integrated digital circuits is reported. We have developed the "SIMIT Nb04" fabrication technique for superconducting integrated circuits with Nb-based Josephson junctions based on the validated "SIMIT Nb03" process and Chemical Mechanical Planarization (CMP) technology. Seven Nb superconducting layers and one Mo resistor layer are included in the "SIMIT Nb04" process with 19 mask levels. The device structure is composed of active layers including junctions at the bottom, two passive transmission line (PTL) layers in the middle and a DC power layer at the top. The circuit fabrication started with the fabrication of Mo resistors with a target sheet resistance Rsh of 3 $Ω$, followed by the deposition of Nb/Al-AlO$_x$/Nb trilayer Josephson-junction with a target critical current density Jc at 15 kA/cm$^2$. To increase the Al-AlO$_x$ barrier layer etching's repeatability, an additional barrier protection layer was applied. To accomplish high-quality planarization, we created a planarization procedure coupled with dummy filling. To assess the process dependability and controllability, a set of process control monitors (PCMs) for monitoring fabrication and design parameters was designed and monitored. The successful manufacturing and testing of a few small-scale circuits, like our standard library cells, further attests to the viability of our fabrication process for superconducting integrated circuits.

arXiv:2304.01588•Apr 4, 2023•0 citations

Fabrication Process for Monolithic Integration of a Nitride Superconductor-Based Superconducting Qubit with a Single Flux Quantum Control Circuit

Shigeyuki Miyajima, Taro Yamashita, Masamitsu Tanaka +3 more

We developed a process for fabricating nitride superconductor-based superconducting qubits monolithically integrated with a single flux quantum (SFQ)-based readout and control circuits. Since we used a Josephson junction (JJ) made of an NbN/AlN/NbN tri-layer, including a critical current density (Jc) of 50 A/cm2as the suitable material for superconducting qubits and SFQ readout/control circuits operating at 20 mK, the JJs for both the qubits and the SFQ circuits could simultaneously be fabricated. The device structure was also composed of three superconductive layers, comprising two superconductive layers as wiring layers and other layers as the top ground plane. Then, we used a Pd film as the resistive layer, which is required as the shunt resistors and the bias resistors for the SFQ control circuits, followed by an investigation of the properties of NbN/AlN/NbN epitaxial junctions and evaluation of the sheet inductance of the base NbN and wiring NbTiN layer. Our results showed the successful fabrication of a JJ with a sufficiently low leakage current and aJcof around 50 A/cm2, which was close to the target value. Furthermore, the evaluated sheet inductance exceeded 1 pH, which was several times larger than the values obtained for Nb-integrated circuits.

IEEE Transactions on Applied Superconductivity•Feb 1, 2023•11 citations

Improvements in Fabrication Process for Nb-Based Single Flux Quantum Circuits in Japan

Mutsuo Hidaka, Shuichi Nagasawa, K. Hinode +1 more

We developed an Nb-based fabrication process for single flux quantum (SFQ) circuits in a Japanese government project that began in September 2002 and ended in March 2007. Our conventional process, called the Standard Process (SDP), was improved by overhauling all the process steps and routine process checks for all wafers. Wafer yield with the improved SDP dramatically increased from 50% to over 90%. We also developed a new fabrication process for SFQ circuits, called the Advanced Process (ADP). The specifications for ADP are nine planarized Nb layers, a minimum Josephson junction (JJ) size of 1×1μm, a line width of 0.8μm, a JJ critical current density of 10kA/cm2, a 2.4Ω Mo sheet resistance, and vertically stacked superconductive contact holes. We fabricated an eight-bit SFQ shift register, a one million SQUID array and a 16-kbit RAM by using the ADP. The shift register was operated up to 120GHz and no short or open circuits were detected in the one million SQUID array. We confirmed correct memory operations by the 16-kbit RAM and a 5.7 times greater integration level compared to that possible with the SDP.

IEICE Transactions on Electronics•Mar 1, 2008•34 citations
We describe the recent progress on a Nb nine-layer fabrication process for large-scale single flux quantum (SFQ) circuits. A device fabricated in this process is composed of an active layer including Josephson junctions (JJ) at the top, passive transmission line (PTL) layers in the middle, and a DC power layer at the bottom. We describe the process conditions and the fabrication equipment. We use both diagnostic chips and shift register (SR) chips to improve the fabrication process. The diagnostic chip was designed to evaluate the characteristics of basic elements such as junctions, contacts, resisters, and wiring, in addition to their defect evaluations. The SR chip was designed to evaluate defects depending on the size of the SFQ circuits. The results of a long-term evaluation of the diagnostic and SR chips showed that there was fairly good correlation between the defects of the diagnostic chips and yields of the SRs. We could obtain a yield of 100% for SRs including 70,000JJs. These results show that considerable progress has been made in reducing the number of defects and improving reliability.
We are investigating device yield in our Nb-nine-layer fabrication process for single-flux-quantum (SFQ) circuits, in which the critical current density of the Nb/AlOx/ Nb Josephson junction (JJ) is 10 kA/cm2and the minimum JJ size is 1 μm2. We fabricated several shift registers (SRs) with different sizes that exhibit bit capacities from 16 to 2560 bits on a chip on many wafers. The SR yields correlate roughly with process defect test results using diagnostic chips, which are included in all wafers and consist of various diagnostic patterns such as for interlayer and intralayer insulations. When the defect number was above a certain level, the SR yield drastically degraded. The other reason of SR yield degradation is poor size uniformity of JJ patterns. The JJ pattern resolutions using our i-line stepper depend on the several-μm-level flatness of wafers. All SRs on a chip consisting of 68 990 JJs operated correctly. We obtained both “good” and “poor” chips without intentional changes of process conditions. The “poor” chip was strongly affected by magnetic flux traps. We believe that determining the cause of this difference is key to fabricating SFQ circuits consisting of 100 000 or more JJs.
The Superconductivity Research Laboratory has successfully fabricated large quantities of single flux quantum (SFQ) large scale integrated circuits, including several thousands of Josephson junctions (JJs). Using a Jc = 2.5 kA cm−2 process in which the number of Nb layers was four and the minimum JJ size was 2 µm square. We developed a new advanced fabrication process that produced a Jc = 10 kA cm−2, nine Nb layers and a minimum JJ size of 1 µm square. The increase in the number of Nb layers was achieved by using a planarization technique. The target of our next generation process is a Jc = 40 kA cm−2 with a 0.5 µm square for the minimum junction size. This specification will be achieved by using advanced semiconductor technologies. This process will enable SFQ circuits to be produced with one million JJs on a chip and achieve a clock frequency greater than 100 GHz.
Abstract We present SIMIT-Nb08, an eight-layer Nb-based fabrication process for double-active-layer single-flux-quantum (SFQ) digital circuits, aimed at overcoming the routing congestion and integration ‘density wall’ of planar SFQ designs. Both Nb/Al–AlO x /Nb JJ layers were designed with the same nominal critical current density of J c = 6 kA cm −2 , and the measured values were 6.15 and 6.26 kA cm −2 for the lower and upper JJ layers, respectively. This architecture incorporates a dual-ground-plane structure to reduce interlayer electromagnetic coupling and shield stray magnetic flux generated by bias lines. A stop-on-metal chemical mechanical polishing module was implemented to provide a controlled dielectric thickness and a planar surface for upper-layer device fabrication. We validate a double-layer SFQ logic cell library with wide DC bias margins on both layers, and demonstrate ultra-high-speed dynamic operation via a toggle flip-flop-based frequency-divider test exceeding 100 GHz. In addition, the process and cross-layer interconnect reliability are demonstrated by functional operation of a cross-layer one-bit full adder and an eight-bit shift register (SR), where the SR exhibits an effective junction-density improvement of ∼4× over typical single-layer implementations. Post-route benchmarking on a 320-cell SR indicates that SIMIT-Nb08 delivers substantial improvements in power, performance, and area, including a 32.2% reduction in area, a 25.0% increase in maximum operating frequency ( f max ), and a 65.3% reduction in estimated power compared with SIMIT-Nb03 (29.9%, 6.3%, and 62.5%, respectively, compared with SIMIT-Nb04), indicating its potential for routing-constrained SFQ digital circuits.
Development of 15kA/cm2^22 Fabrication Process for Superconducting Integrated Digital Circuits
A new fabrication process for superconducting integrated digital circuits is reported. We have developed the "SIMIT Nb04" fabrication technique for superconducting integrated circuits with Nb-based Josephson junctions based on the validated "SIMIT Nb03" process and Chemical Mechanical Planarization (CMP) technology. Seven Nb superconducting layers and one Mo resistor layer are included in the "SIMIT Nb04" process with 19 mask levels. The device structure is composed of active layers including junctions at the bottom, two passive transmission line (PTL) layers in the middle and a DC power layer at the top. The circuit fabrication started with the fabrication of Mo resistors with a target sheet resistance Rsh of 3 ΩΩΩ, followed by the deposition of Nb/Al-AlOx_xx​/Nb trilayer Josephson-junction with a target critical current density Jc at 15 kA/cm2^22. To increase the Al-AlOx_xx​ barrier layer etching's repeatability, an additional barrier protection layer was applied. To accomplish high-quality planarization, we created a planarization procedure coupled with dummy filling. To assess the process dependability and controllability, a set of process control monitors (PCMs) for monitoring fabrication and design parameters was designed and monitored. The successful manufacturing and testing of a few small-scale circuits, like our standard library cells, further attests to the viability of our fabrication process for superconducting integrated circuits.
We developed a process for fabricating nitride superconductor-based superconducting qubits monolithically integrated with a single flux quantum (SFQ)-based readout and control circuits. Since we used a Josephson junction (JJ) made of an NbN/AlN/NbN tri-layer, including a critical current density (Jc) of 50 A/cm2as the suitable material for superconducting qubits and SFQ readout/control circuits operating at 20 mK, the JJs for both the qubits and the SFQ circuits could simultaneously be fabricated. The device structure was also composed of three superconductive layers, comprising two superconductive layers as wiring layers and other layers as the top ground plane. Then, we used a Pd film as the resistive layer, which is required as the shunt resistors and the bias resistors for the SFQ control circuits, followed by an investigation of the properties of NbN/AlN/NbN epitaxial junctions and evaluation of the sheet inductance of the base NbN and wiring NbTiN layer. Our results showed the successful fabrication of a JJ with a sufficiently low leakage current and aJcof around 50 A/cm2, which was close to the target value. Furthermore, the evaluated sheet inductance exceeded 1 pH, which was several times larger than the values obtained for Nb-integrated circuits.
We developed an Nb-based fabrication process for single flux quantum (SFQ) circuits in a Japanese government project that began in September 2002 and ended in March 2007. Our conventional process, called the Standard Process (SDP), was improved by overhauling all the process steps and routine process checks for all wafers. Wafer yield with the improved SDP dramatically increased from 50% to over 90%. We also developed a new fabrication process for SFQ circuits, called the Advanced Process (ADP). The specifications for ADP are nine planarized Nb layers, a minimum Josephson junction (JJ) size of 1×1μm, a line width of 0.8μm, a JJ critical current density of 10kA/cm2, a 2.4Ω Mo sheet resistance, and vertically stacked superconductive contact holes. We fabricated an eight-bit SFQ shift register, a one million SQUID array and a 16-kbit RAM by using the ADP. The shift register was operated up to 120GHz and no short or open circuits were detected in the one million SQUID array. We confirmed correct memory operations by the 16-kbit RAM and a 5.7 times greater integration level compared to that possible with the SDP.