Conference on Precision Electromagnetic Measurements

Development of an RSFQ shift register for applications in RF noise power metrology

W. Kessel, F.-I. Buchholz, M.T. Khabipov, R. Dolata, J. Niemeyer

Published Dec 24, 2002• 1 citation

Abstract

Shift registers operated in 'xor' feedback mode and utilized as pseudo random noise generators are very attractive for application in RF noise power metrology. The paper reports on the concept of integrated circuitry required, based on superconducting Rapid-Single-Flux-Quantum (RSFQ) logic, and realized in Nb/Al/sub 2/O/sub 3/-Al/Nb technology. Results of shift register operation are presented for clock frequencies up to 70 GHz.

DOI: 10.1109/cpem.1996.547118

Related papers

Development of a rapid-single-flux-quantum shift register for applications in RF noise power metrology

W. Kessel, F.-I. Buchholz, M. Khabipov +2 more

Shift registers operated in digital feedback mode and utilized as pseudo random noise generators are very attractive for application as noise standards in rf noise power metrology. The paper reports on the concept of the integrated circuits required, based on superconducting Rapid-Single-Flux-Quantum (RSFQ) logic, and realized in Nb/Al/sub 2/O/sub 3/-Al/Nb technology. The design and layout of an 8-bit shift register is presented. Measurement results are reported which prove correct functionality for clock frequencies up to 45 GHz for standard operation. Typical bias current margins for operation of the shift register are /spl plusmn/27%. Further narrow-band limited ranges of operation have been found up to 60 GHz.

IEEE Transactions on Instrumentation and MeasurementApr 1, 19977 citations

Design and testing of rapid single flux quantum shift registers with magnetically coupled readout gates

Perng-Fei Yuh, Oleg A. Mukhanov

Experimental superconducting shift registers consisting of on-chip clock generators, clock regeneration and distribution circuits, shift register elements, and readout circuits are designed using rapid single flux quantum logic/memory (RSFQ) gates. A 7-b shift register has been tested to 12 GHz and a 17-b to 21 GHz using external triggering clocks with relative delay measurements. Testing with internal clocks generated from Josephson oscillations shows a potential high-speed operation of 45 GHz for the 7-b and 30 GHz for the 17-b shift registers. Two types of magnetically coupled readout gates are discussed. The chips are fabricated using a Nb/AlO/sub /x/Nb Josephson-junction process at a critical-current density of 1000 A/cm/sup 2/. The power dissipation per bit is 3 mu W.>

IEEE Transactions on Applied SuperconductivityJan 1, 199221 citations

Design and Testing of Rapid Single Flux Quantum Shift Registers with Magnetically Coupled

Readout Gates, Perng-Fei Yuh, Oleg A. Mukhanov

Experimental superconducting shift registers con- sisting of on-chip clock generators, clock regeneration and dis- tribution circuits, shift register elements, and readout circuits are designed using rapid single flux quantum logic / memory (RSFQ) gates. A 7-b shift register has been tested to 12 GHz and a 17-b to 21 GHz using external triggering clocks with relative delay measurements. Testing with internal clocks generated from Josephson oscillations shows a potential high-speed opera- tion of 45 GHz for the 7-b and 30 GHz for the 17-b shift registers. Two types of magnetically coupled readout gates are discussed. The chips are fabricated using a Nb/AIO,/Nb Josephson-junction process at a critical-current density of 1000 A / cm2. The power dissipation per bit is 3 p.W.

Jan 1, 19920 citations

RSFQ pseudo random generator and its possible applications

Anna Kidiyarova-Shevchenko, Dmitry Y. Zinoviev

We have analyzed theoretically and simulated a set of 4-bit RSFQ-logic-based Pseudo Random Generators (PRG). These circuits have been fabricated using low-T/sub c/ niobium technology. We have also investigated experimentally an XOR cell and a shift register with parallel outputs that have been used as compound parts of the PRGs. Experimentally measured margins for DC power supply voltage for a PRG with a serial output, an XOR cell and shift register were 10%, 15%, and 15% respectively. In this paper we discuss various possible applications of a PRG in testing RSFQ circuits and also as a source of "quasiwhite" digital noise.>

IEEE Transactions on Applied SuperconductivityJun 1, 199529 citations

Performance issues in single flux quantum shift registers

J.H. Hang, John X. Przybysz

Testing on a single-flux-quantum (SFQ) shift register fabricated with a SFQ Nb-AlO/sub x/Nb Josephson junction process indicates that a stable flux quantum can be stored in a rapid SFQ (RSFQ) shift register stage and be shifted by SFQ pulses. Design simulations showed that logic errors can occur in SFQ shift registers even though the circuit passes the average voltage test. Three-junction-per-stage shift registers had an advantage over the two-junction-per-stage shift register in handling data with successive 1's and in incorporating resistors to increase tolerance of trapped magnetic flux. Input and output buffers for data and clock pulses were added to get an RSFQ shift register to obtain correct performance. The highest error-free operation speed for the data with successive 1's is about half of the speed for propagation of a lone data 1. Error-free operation of SFQ shift registers with three junctions per stage could be obtained up to speeds of 30-60 GHz with Josephson junctions having I/sub c/R/sub n/ (critical-current-normal-resistance product) values of 600 mu V.>

IEEE Transactions on Applied SuperconductivityMar 1, 19938 citations

RSFQ 1024-bit shift register for acquisition memory

Oleg A. Mukhanov

Rapid single flux quantum (RSFQ) 512-bit and 1024-bit shift registers have been demonstrated. These are the longest superconducting shift registers reported to date, employing 1045 and 2069 Josephson junctions, respectively. The circuit functionality has been confirmed with dc bias margins of +or-23% and +or-14% for the 512-bit and the 1024-bit shift registers, respectively. The 512-bit shift register has been tested to 20 GHz and 1024-bit register to 19 GHz using an external clock trigger with relative delay measurements at single and double SFQ clock frequencies. The shift registers with the same design have been used for successful implementation of the acquisition shift register (ASR) memory for the projected transient digitizer. These shift registers have the ability to acquire data at high speeds (gigahertz range), statically hold the acquired data, and then read-out the data into conventional room-temperature electronics at low speeds (megahertz range). A 32-bit ASR has been tested up to 18 GHz (the limit of our test setup), and a 1024-bit ASR-up to 16 GHz of acquisition rates, both at 33 MHz read-out frequency. Total power dissipation is about 1 mW for the 1024-bit circuit. The chips are fabricated using Hypres' Nb/AlO/sub x//Nb process with a junction critical current density of 1.0 kA/cm/sup 2/.>

IEEE Transactions on Applied SuperconductivityJan 1, 199373 citations