Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

arXiv:2403.01608 · Physical Review A

Inverted-circuit zero-noise extrapolation for quantum-gate error mitigation

Kathrin F. Koenig, Finn Reinecke, Walter Hahn, Thomas Wellens

Published Oct 24, 2024• 5 citations
arXivHTMLPDF

Abstract

A common approach to deal with gate errors in modern quantum-computing hardware is zero-noise extrapolation. By artificially amplifying errors and extrapolating the expectation values obtained with different error strengths towards the zero-error (zero-noise) limit, the technique aims at rectifying errors in noisy quantum computing systems. For accurate extrapolation, it is essential to know the exact factors of the noise amplification. In this article, we propose a simple method for estimating the strength of errors occurring in a quantum circuit and demonstrate improved extrapolation results. The method determines the error strength for a circuit by appending to it the inverted circuit and measuring the probability of the initial state. The estimation of error strengths is easy to implement for arbitrary circuits and does not require previous characterization of noise properties. We compare this method with the conventional zero-noise extrapolation method and show that our method leads to a more accurate calculation of expectation values on current quantum hardware, showcasing its suitability for near-term quantum computing applications. Published by the American Physical Society 2024

DOI
10.1103/physreva.110.042625

Related papers

Zero-noise extrapolation for quantum-gate error mitigation with identity insertions

Andre He, Benjamin Philip Nachman, Wibe Albert de Jong +1 more

Quantum-gate errors are a significant challenge for achieving precision measurements on noisy intermediate-scale quantum (NISQ) computers. This paper focuses on zero-noise extrapolation (ZNE), a technique that can be implemented on existing hardware, studying it in detail and proposing modifications to existing approaches. In particular, we consider identity insertion methods for amplifying noise because they are hardware agnostic. We build a mathematical formalism for studying existing ZNE techniques and show how higher order polynomial extrapolations can be used to systematically reduce depolarizing errors. Furthermore, we introduce a method for amplifying noise that uses far fewer gates than traditional methods. This approach is compared with existing methods for simulated quantum circuits. Comparable or smaller errors are possible with fewer gates, which illustrates the potential for empowering an entirely new class of moderate-depth circuits on near term hardware.

arXiv:2003.04941•Physical Review A•Jul 29, 2020•149 citations

Adaptive folding and noise filtering for robust quantum error mitigation

Kathrin F. Koenig, Finn Reinecke, Thomas Wellens

Coping with noise in quantum computation poses significant challenges due to its unpredictable nature and the complexities of accurate modeling. This paper presents noise-adaptive folding, a technique that enhances zero-noise extrapolation (ZNE) through the use of adaptive scaling factors based on circuit error measurements. Furthermore, we introduce two filtering methods: one relies on measuring error strength, while the other utilizes statistical filtering to improve the extrapolation process. Comparing our approach with standard ZNE reveals that adaptive scaling factors can be optimized using either a noise model or direct error strength measurements from inverted circuits. The integration of adaptive scaling with filtering techniques leads to notable improvements in expectation-value extrapolation over standard ZNE. Our findings demonstrate that these adaptive methods effectively strengthen error mitigation against noise fluctuations, thereby enhancing the precision and reliability of quantum computations.

arXiv:2505.04463•May 7, 2025•0 citations

Application of zero-noise-extrapolation-based quantum error mitigation to a silicon spin qubit

Hanseo Sohn, Jaewon Jung, Jaemin Park +5 more

As quantum computing advances towards practical applications, reducing errors remains a crucial frontier for developing near-term devices. Errors in the quantum gates and quantum state readout could result in noisy circuits, which would prevent the acquisition of the exact expectation values of the observables. Although ultimate robustness to errors is known to be achievable by quantum error correction-based fault-tolerant quantum computing, its successful implementation demands large-scale quantum processors with low average error rates that are not yet widely available. In contrast, quantum error mitigation (QEM) offers more immediate and practical techniques, which do not require extensive resources and can be readily applied to existing quantum devices to improve the accuracy of the expectation values. Here, we report the implementation of a zero-noise extrapolation-based error mitigation technique on a silicon spin qubit platform. This technique has recently been successfully demonstrated for other platforms such as superconducting qubits, trapped-ion qubits, and photonic processors. We first explore three methods for amplifying noise on a silicon spin qubit: global folding, local folding, and pulse stretching, using a standard randomized benchmarking protocol. We then apply global folding-based zero-noise extrapolation to the state tomography and achieve a state fidelity of 99.96% (98.52%), compared to the unmitigated fidelity of 75.82% (82.16%) for different preparation states. The results show that the zero-noise extrapolation technique is a versatile approach that is generally adaptable to quantum computing platforms with different noise characteristics through appropriate noise amplification methods.

arXiv:2410.10339•Physical Review A•May 13, 2025•6 citations

Learning Zero Noise Extrapolation for Deterministic Quantum Circuits

Philip Turk, Ana Ozaki

In the current era of noisy quantum computers the reduction or correction of noise is one of the most important factors in achieving quantum supremacy. Zero-noise extrapolation (ZNE) uses noise amplification to imitate results with higher noise rates, which are then used to extrapolate a result with zero noise. In this work, we provide an intuitive explanation for ZNE by analogy of archery in windy conditions. We show how gate repetition can be used effectively for noise amplification. This is hardware- and platform-agnostic as it requires only gate-level control. We then show how machine learning may be combined with gate repetition to achieve ZNE. We define a class of quantum circuits, called deterministic, for which this method works. We compare the performance of neural networks with other extrapolation methods. Our technique is easy to implement and likely to scale well for large quantum systems.

IEEE International Conference on Quantum Computing and Engineering (QCE)•Sep 1, 2022•1 citation

Zero-Noise Extrapolation via Cyclic Permutations of Quantum Circuit Layouts

Zahar Sayapin, Daniil Rabinovich, Nikita Korolev +1 more

Increasing the utility of currently available Noisy Intermediate-Scale Quantum (NISQ) devices requires developing efficient methods to mitigate hardware errors. In this work we propose a novel Cyclic Layout Permutations-based Zero-Noise Extrapolation (CLP-ZNE) protocol for such a task. The method leverages the inherent non-uniformity of gate errors in NISQ hardware to extrapolate the expectation value, averaged over cyclic circuit layout permutations, to the level of zero noise. In contrast to the previous layout permutation based approaches, for an $n$-qubit circuit CLP-ZNE requires execution of only $O(n)$ and at most $O(n^2)$ different circuit layouts for circuits of one-dimensional and arbitrary connectivity, respectively. When benchmarked against noise channels modeling the IBM Torino quantum computer, the method reduces a typical error in expectation values of $n=12$ qubit circuits by an order of magnitude, outperforming standard unitary folding ZNE. By demonstrating the ability to mitigate noise of real hardware specifications, including both depolarizing and $T_1/T_2$ relaxation processes, these results give evidence for the applicability of CLP-ZNE to present-day NISQ processors.

quant-pharXiv:2511.02901•Physical Review A•Nov 6, 2025•0 citations

Non-zero noise extrapolation: accurately simulating noisy quantum circuits with tensor networks

Anthony P. Thompson, Soeteman, Arie, Chris Cade +1 more

Understanding the effects of noise on quantum computations is fundamental to the development of quantum hardware and quantum algorithms. Simulation tools are essential for quantitatively modelling these effects, yet unless artificial restrictions are placed on the circuit or noise model, accurately modelling noisy quantum computations is an extremely challenging task due to unfavourable scaling of required computational resources. Tensor network methods offer a viable solution for simulating computations that generate limited entanglement or that have noise models which yield low gate fidelities. However, in the most interesting regime of entangling circuits (with high gate fidelities) relevant for error correction and mitigation tensor network simulations often achieve poor accuracy. In this work we develop and numerically test a method for significantly improving the accuracy of tensor network simulations of noisy quantum circuits in the low-noise (i.e. high gate-fidelity) regime. Our method comes with the advantages that it (i) allows for the simulation of quantum circuits under generic types of noise model, (ii) is especially tailored to the low-noise regime, and (iii) retains the benefits of tensor network scaling, enabling efficient simulations of large numbers of qubits. We build upon the observations that adding extra noise to a quantum circuit makes it easier to simulate with tensor networks, and that the results can later be reliably extrapolated back to the low-noise regime of interest. These observations form the basis for a novel emulation technique that we call non-zero noise extrapolation, in analogy to the quantum error mitigation technique of zero-noise extrapolation.

arXiv:2501.13237•Jan 22, 2025•0 citations
A common approach to deal with gate errors in modern quantum-computing hardware is zero-noise extrapolation. By artificially amplifying errors and extrapolating the expectation values obtained with different error strengths towards the zero-error (zero-noise) limit, the technique aims at rectifying errors in noisy quantum computing systems. For accurate extrapolation, it is essential to know the exact factors of the noise amplification. In this article, we propose a simple method for estimating the strength of errors occurring in a quantum circuit and demonstrate improved extrapolation results. The method determines the error strength for a circuit by appending to it the inverted circuit and measuring the probability of the initial state. The estimation of error strengths is easy to implement for arbitrary circuits and does not require previous characterization of noise properties. We compare this method with the conventional zero-noise extrapolation method and show that our method leads to a more accurate calculation of expectation values on current quantum hardware, showcasing its suitability for near-term quantum computing applications. Published by the American Physical Society 2024
Quantum-gate errors are a significant challenge for achieving precision measurements on noisy intermediate-scale quantum (NISQ) computers. This paper focuses on zero-noise extrapolation (ZNE), a technique that can be implemented on existing hardware, studying it in detail and proposing modifications to existing approaches. In particular, we consider identity insertion methods for amplifying noise because they are hardware agnostic. We build a mathematical formalism for studying existing ZNE techniques and show how higher order polynomial extrapolations can be used to systematically reduce depolarizing errors. Furthermore, we introduce a method for amplifying noise that uses far fewer gates than traditional methods. This approach is compared with existing methods for simulated quantum circuits. Comparable or smaller errors are possible with fewer gates, which illustrates the potential for empowering an entirely new class of moderate-depth circuits on near term hardware.
Coping with noise in quantum computation poses significant challenges due to its unpredictable nature and the complexities of accurate modeling. This paper presents noise-adaptive folding, a technique that enhances zero-noise extrapolation (ZNE) through the use of adaptive scaling factors based on circuit error measurements. Furthermore, we introduce two filtering methods: one relies on measuring error strength, while the other utilizes statistical filtering to improve the extrapolation process. Comparing our approach with standard ZNE reveals that adaptive scaling factors can be optimized using either a noise model or direct error strength measurements from inverted circuits. The integration of adaptive scaling with filtering techniques leads to notable improvements in expectation-value extrapolation over standard ZNE. Our findings demonstrate that these adaptive methods effectively strengthen error mitigation against noise fluctuations, thereby enhancing the precision and reliability of quantum computations.
As quantum computing advances towards practical applications, reducing errors remains a crucial frontier for developing near-term devices. Errors in the quantum gates and quantum state readout could result in noisy circuits, which would prevent the acquisition of the exact expectation values of the observables. Although ultimate robustness to errors is known to be achievable by quantum error correction-based fault-tolerant quantum computing, its successful implementation demands large-scale quantum processors with low average error rates that are not yet widely available. In contrast, quantum error mitigation (QEM) offers more immediate and practical techniques, which do not require extensive resources and can be readily applied to existing quantum devices to improve the accuracy of the expectation values. Here, we report the implementation of a zero-noise extrapolation-based error mitigation technique on a silicon spin qubit platform. This technique has recently been successfully demonstrated for other platforms such as superconducting qubits, trapped-ion qubits, and photonic processors. We first explore three methods for amplifying noise on a silicon spin qubit: global folding, local folding, and pulse stretching, using a standard randomized benchmarking protocol. We then apply global folding-based zero-noise extrapolation to the state tomography and achieve a state fidelity of 99.96% (98.52%), compared to the unmitigated fidelity of 75.82% (82.16%) for different preparation states. The results show that the zero-noise extrapolation technique is a versatile approach that is generally adaptable to quantum computing platforms with different noise characteristics through appropriate noise amplification methods.
In the current era of noisy quantum computers the reduction or correction of noise is one of the most important factors in achieving quantum supremacy. Zero-noise extrapolation (ZNE) uses noise amplification to imitate results with higher noise rates, which are then used to extrapolate a result with zero noise. In this work, we provide an intuitive explanation for ZNE by analogy of archery in windy conditions. We show how gate repetition can be used effectively for noise amplification. This is hardware- and platform-agnostic as it requires only gate-level control. We then show how machine learning may be combined with gate repetition to achieve ZNE. We define a class of quantum circuits, called deterministic, for which this method works. We compare the performance of neural networks with other extrapolation methods. Our technique is easy to implement and likely to scale well for large quantum systems.
Increasing the utility of currently available Noisy Intermediate-Scale Quantum (NISQ) devices requires developing efficient methods to mitigate hardware errors. In this work we propose a novel Cyclic Layout Permutations-based Zero-Noise Extrapolation (CLP-ZNE) protocol for such a task. The method leverages the inherent non-uniformity of gate errors in NISQ hardware to extrapolate the expectation value, averaged over cyclic circuit layout permutations, to the level of zero noise. In contrast to the previous layout permutation based approaches, for an nnn-qubit circuit CLP-ZNE requires execution of only O(n)O(n)O(n) and at most O(n2)O(n^2)O(n2) different circuit layouts for circuits of one-dimensional and arbitrary connectivity, respectively. When benchmarked against noise channels modeling the IBM Torino quantum computer, the method reduces a typical error in expectation values of n=12n=12n=12 qubit circuits by an order of magnitude, outperforming standard unitary folding ZNE. By demonstrating the ability to mitigate noise of real hardware specifications, including both depolarizing and T1/T2T_1/T_2T1​/T2​ relaxation processes, these results give evidence for the applicability of CLP-ZNE to present-day NISQ processors.
Understanding the effects of noise on quantum computations is fundamental to the development of quantum hardware and quantum algorithms. Simulation tools are essential for quantitatively modelling these effects, yet unless artificial restrictions are placed on the circuit or noise model, accurately modelling noisy quantum computations is an extremely challenging task due to unfavourable scaling of required computational resources. Tensor network methods offer a viable solution for simulating computations that generate limited entanglement or that have noise models which yield low gate fidelities. However, in the most interesting regime of entangling circuits (with high gate fidelities) relevant for error correction and mitigation tensor network simulations often achieve poor accuracy. In this work we develop and numerically test a method for significantly improving the accuracy of tensor network simulations of noisy quantum circuits in the low-noise (i.e. high gate-fidelity) regime. Our method comes with the advantages that it (i) allows for the simulation of quantum circuits under generic types of noise model, (ii) is especially tailored to the low-noise regime, and (iii) retains the benefits of tensor network scaling, enabling efficient simulations of large numbers of qubits. We build upon the observations that adding extra noise to a quantum circuit makes it easier to simulate with tensor networks, and that the results can later be reliably extrapolated back to the low-noise regime of interest. These observations form the basis for a novel emulation technique that we call non-zero noise extrapolation, in analogy to the quantum error mitigation technique of zero-noise extrapolation.