Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

arXiv:2004.00922 · Applied Physics Express

Fabrication of deep-sub-micrometer NbN/AlN/NbN epitaxial junctions on a Si-substrate

Wei Qiu, Hirotaka Terai

Published Oct 9, 2020• 13 citations
arXivHTMLPDF

Abstract

We have developed a novel fabrication process for ultra-small, full-epitaxial NbN Josephson junctions on a TiN buffered silicon (Si) substrate. We use an electron beam lithography for junction definition followed by a reactive-ion-etch (RIE). A chemical mechanical polishing process and an RIE by using CHF 3 gas formed reliable electrical contacts for the junction electrodes. All junctions, with a junction size down to 0.27 μ m in diameter, showed excellent current–voltage characteristics with a clear gap and small sub-gap leakage current. We have confirmed that the quality of the junctions was maintained after the removal of the SiO 2 dielectric interlayer.

DOI
10.35848/1882-0786/abbfde

Related papers

New fabrication process for Josephson tunnel junctions with (niobium nitride, niobium) double-layered electrodes

Akira Shoji, Fujitoshi Shinoki, S. Kosaka +2 more

All hard Josephson tunnel junctions, whose base and counter electrodes are composed of double-layered niobium nitride (NbN) and niobium (Nb) films, have been successfully fabricated by isolating a junction sandwich formed on a whole silicon wafer with a reactive ion etching technique. The reactive ion etching technique has been used for patterning both base and counterelectrodes, and self-aligning definition of junction areas has been performed. The fabricated junctions show good quality single-particle tunneling characteristics and excellent uniformity in critical currents.

Applied Physics Letters•Dec 1, 1982•70 citations

Sidewall spacer passivated epitaxial NbN/AlN/NbN Josephson junctions for superconducting qubit applications

Koki Honda, Daiki Kurihara, Hiroki Kutsuma +2 more

Epitaxial NbN/AlN/NbN Josephson junctions are promising alternatives to conventional Al/AlO$_x$/Al junctions for superconducting qubits due to their crystalline tunnel barriers and the high transition temperature of NbN. However, their integration into quantum circuits typically requires complex fabrication processes involving amorphous interlayer dielectrics, which can degrade qubit coherence times. To address these issues, we developed sidewall spacer passivated epitaxial NbN/AlN/NbN junctions using a fabrication process that reduces both the volume of amorphous dielectric material and fabrication complexity. The fabricated junctions exhibited a large gap voltage of approximately 5.6 mV and low subgap leakage currents. By varying the thickness of the AlN tunnel barrier, high-quality junctions were fabricated over a wide range of critical current densities ${\it J}_c$, from 0.3 to 10$^4$ A/cm$^2$. In addition, the comparison of the current-voltage characteristics before and after buffered hydrofluoric acid treatment indicated that the wet etching process did not degrade the electrical characteristics of the junctions. These results establish a scalable fabrication process for epitaxial Josephson junctions and provide a promising platform for high-coherence nitride-based superconducting qubits.

quant-pharXiv:2610.04820•Oct 6, 2026•0 citations

All refractory Josephson tunnel junctions fabricated by reactive ion etching

Alexandre Shoji, S. Kosaka, Fujitoshi Shinoki +2 more

We have developed a novel process for fabricating all refractory Josephson tunnel junctions whose base and counter electrodes are composed of (Nb-NbN) double-layered films. In this process, tunnel junctions have been isolated using a reactive ion etching from a junction sandwich which had been formed on an entire silicon wafer, and also the reactive ion etching has been used for patterning electrodes and insulation layers in devices. Fabricated junctions have yielded good tunneling characteristics with excellent uniformity and reproducibility. The maximum critical current density was widely changed from 300 A/cm2to 8 kA/cm2. All refractory single flux quantum(SFQ) memory cells in a 32×32 arrangement have been integrated with a 2.5 μm minimum linewidth on a chip using this process, and an SFQ cell in the memory array has been successfully operated. The maximum deviation of critical currents in the memory array was measured to be ±6.5%.

IEEE Transactions on Magnetics•May 1, 1983•60 citations

Fabrication of NbN/Al-AlNx/NbN tunnel junctions on several kinds of substrates

Hiroyuki Akaike, Tatsunori Funai, Shunya Sakamoto +1 more

We have evaluated the electrical characteristics of NbN/Al-AlNx/NbN tunnel junctions fabricated on sapphire-C or fused-silica substrates. NbN/Al-AlNx/NbN multilayers were prepared by reactive dc-magnetron sputtering deposition of lower and upper NbN layers, and rf-magnetron sputtering deposition of the Al layer, followed by radical-nitridation. The junctions showed low sub-gap leakage currents in the current-voltage characteristics at 4.2 K. The quality parameter, Rsg/Rn, where respective Rsgand Rnare the sub-gap resistance at 2 mV and junction resistance at 5 mV, was above 15. The gap voltage (Vg) was around 3.3 mV, which was reduced in comparison with Vgvalues of ~4.3 mV for junctions on MgO substrates. The reduced Vgwas caused by superconducting properties of lower NbN layers deposited on the sapphire or fused-silica substrates. Uniformity in critical current (Ic) was relatively good, and the maximum-to-minimum spread in Icwas ±1.7% for 200 junctions on a sapphire substrate and ±2.0% for the junctions on a fused-silica substrate.

IEEE International Superconductive Electronics Conference (ISEC)•Jul 1, 2013•1 citation

TECHNOLOGIES FOR THE FABRICATION OF NANOSCALE SUPERCONDUCTING CIRCUITS

道生 渡部

Researches on the fabrication of ~ 0.1 × 0.1 μ m 2 superconductor–insulator–superconductor (SIS) Josephson junctions are reviewed. Today, a typical dimension is 1–10 μm for Josephson junctions in superconducting integrated circuits. These Josephson junctions are defined by well-established photolithographic technology with reactive ion etching (RIE), and for the superconductor, Nb is almost always used. The merits of Nb include the facts that the superconducting transition temperature Tc of Nb (9.2 K ) is higher than the boiling point of He (4.2 K ), and that Nb has excellent stability against thermal cycling between room temperature and liquid- He temperature. For the fabrication of ~ 0.1 × 0.1 μ m 2 junctions, on the other hand, there is a standard process with electron-beam lithography, shadow evaporation, and lift-off. This process works well for Al (Tc = 1.2 K ), however, it is not ideal for Nb . The scope of this brief review is the nanoscale junction with Nb electrodes. We will look at the efforts of optimizing the standard lift-off process for Nb , electron-beam-lithographic versions of the Nb Josephson-junction technology, focused-ion-beam (FIB) etching as a convenient alternative to electron-beam lithography and RIE, etc. In order to characterize nanoscale tunnel junctions, the single-charge transistor has been often fabricated. Therefore, a summary of its theoretical transport properties is also included.

Modern Physics Letters B•Apr 30, 2005•3 citations

Fabrication and characterization of NbN/(TaN/NbN) N stacked Josephson junctions

Lu Zhang, Yuanhe Tao, Yulong Zhong +8 more

Abstract In this work, we present a detailed study of the electrical properties of stacked NbN/(TaN/NbN) N Josephson junctions. Cross-sectional scanning transmission electron microscopy analysis of the 5-stacked junction shows that the multilayer interface is very flat, each barrier has the same thickness, and the sidewalls of the junctions are nearly perpendicular to the substrate. Stacked junctions of different sizes and stacking numbers all have only one transition in their current–voltage curves. This indicates that the critical currents of the junctions in the stacked junctions are almost the same, showing the stability and repeatability of the multilayer fabrication and etching process. At 4.2 K, the 4-stacked junction shows excellent Josephson properties with characteristic voltage V c of 3.54 mV, which is about four times the 0.88 mV of the single junction. The temperature dependence of critical current density J c and V c of the stacked junction with N = 1, 2, 4 were measured, all of which can be fitted with dirty-limit theory. Stacked junctions with larger V c or more stacked layers can be achieved by optimizing electrode and barrier thickness, barrier resistivity, and thermal relaxation rate, etc.

Superconductor Science and Technology•Nov 2, 2022•3 citations
We have developed a novel fabrication process for ultra-small, full-epitaxial NbN Josephson junctions on a TiN buffered silicon (Si) substrate. We use an electron beam lithography for junction definition followed by a reactive-ion-etch (RIE). A chemical mechanical polishing process and an RIE by using CHF 3 gas formed reliable electrical contacts for the junction electrodes. All junctions, with a junction size down to 0.27 μ m in diameter, showed excellent current–voltage characteristics with a clear gap and small sub-gap leakage current. We have confirmed that the quality of the junctions was maintained after the removal of the SiO 2 dielectric interlayer.
All hard Josephson tunnel junctions, whose base and counter electrodes are composed of double-layered niobium nitride (NbN) and niobium (Nb) films, have been successfully fabricated by isolating a junction sandwich formed on a whole silicon wafer with a reactive ion etching technique. The reactive ion etching technique has been used for patterning both base and counterelectrodes, and self-aligning definition of junction areas has been performed. The fabricated junctions show good quality single-particle tunneling characteristics and excellent uniformity in critical currents.
Epitaxial NbN/AlN/NbN Josephson junctions are promising alternatives to conventional Al/AlOx_xx​/Al junctions for superconducting qubits due to their crystalline tunnel barriers and the high transition temperature of NbN. However, their integration into quantum circuits typically requires complex fabrication processes involving amorphous interlayer dielectrics, which can degrade qubit coherence times. To address these issues, we developed sidewall spacer passivated epitaxial NbN/AlN/NbN junctions using a fabrication process that reduces both the volume of amorphous dielectric material and fabrication complexity. The fabricated junctions exhibited a large gap voltage of approximately 5.6 mV and low subgap leakage currents. By varying the thickness of the AlN tunnel barrier, high-quality junctions were fabricated over a wide range of critical current densities Jc{\it J}_cJc​, from 0.3 to 104^44 A/cm2^22. In addition, the comparison of the current-voltage characteristics before and after buffered hydrofluoric acid treatment indicated that the wet etching process did not degrade the electrical characteristics of the junctions. These results establish a scalable fabrication process for epitaxial Josephson junctions and provide a promising platform for high-coherence nitride-based superconducting qubits.
We have developed a novel process for fabricating all refractory Josephson tunnel junctions whose base and counter electrodes are composed of (Nb-NbN) double-layered films. In this process, tunnel junctions have been isolated using a reactive ion etching from a junction sandwich which had been formed on an entire silicon wafer, and also the reactive ion etching has been used for patterning electrodes and insulation layers in devices. Fabricated junctions have yielded good tunneling characteristics with excellent uniformity and reproducibility. The maximum critical current density was widely changed from 300 A/cm2to 8 kA/cm2. All refractory single flux quantum(SFQ) memory cells in a 32×32 arrangement have been integrated with a 2.5 μm minimum linewidth on a chip using this process, and an SFQ cell in the memory array has been successfully operated. The maximum deviation of critical currents in the memory array was measured to be ±6.5%.
We have evaluated the electrical characteristics of NbN/Al-AlNx/NbN tunnel junctions fabricated on sapphire-C or fused-silica substrates. NbN/Al-AlNx/NbN multilayers were prepared by reactive dc-magnetron sputtering deposition of lower and upper NbN layers, and rf-magnetron sputtering deposition of the Al layer, followed by radical-nitridation. The junctions showed low sub-gap leakage currents in the current-voltage characteristics at 4.2 K. The quality parameter, Rsg/Rn, where respective Rsgand Rnare the sub-gap resistance at 2 mV and junction resistance at 5 mV, was above 15. The gap voltage (Vg) was around 3.3 mV, which was reduced in comparison with Vgvalues of ~4.3 mV for junctions on MgO substrates. The reduced Vgwas caused by superconducting properties of lower NbN layers deposited on the sapphire or fused-silica substrates. Uniformity in critical current (Ic) was relatively good, and the maximum-to-minimum spread in Icwas ±1.7% for 200 junctions on a sapphire substrate and ±2.0% for the junctions on a fused-silica substrate.
Researches on the fabrication of ~ 0.1 × 0.1 μ m 2 superconductor–insulator–superconductor (SIS) Josephson junctions are reviewed. Today, a typical dimension is 1–10 μm for Josephson junctions in superconducting integrated circuits. These Josephson junctions are defined by well-established photolithographic technology with reactive ion etching (RIE), and for the superconductor, Nb is almost always used. The merits of Nb include the facts that the superconducting transition temperature Tc of Nb (9.2 K ) is higher than the boiling point of He (4.2 K ), and that Nb has excellent stability against thermal cycling between room temperature and liquid- He temperature. For the fabrication of ~ 0.1 × 0.1 μ m 2 junctions, on the other hand, there is a standard process with electron-beam lithography, shadow evaporation, and lift-off. This process works well for Al (Tc = 1.2 K ), however, it is not ideal for Nb . The scope of this brief review is the nanoscale junction with Nb electrodes. We will look at the efforts of optimizing the standard lift-off process for Nb , electron-beam-lithographic versions of the Nb Josephson-junction technology, focused-ion-beam (FIB) etching as a convenient alternative to electron-beam lithography and RIE, etc. In order to characterize nanoscale tunnel junctions, the single-charge transistor has been often fabricated. Therefore, a summary of its theoretical transport properties is also included.
Abstract In this work, we present a detailed study of the electrical properties of stacked NbN/(TaN/NbN) N Josephson junctions. Cross-sectional scanning transmission electron microscopy analysis of the 5-stacked junction shows that the multilayer interface is very flat, each barrier has the same thickness, and the sidewalls of the junctions are nearly perpendicular to the substrate. Stacked junctions of different sizes and stacking numbers all have only one transition in their current–voltage curves. This indicates that the critical currents of the junctions in the stacked junctions are almost the same, showing the stability and repeatability of the multilayer fabrication and etching process. At 4.2 K, the 4-stacked junction shows excellent Josephson properties with characteristic voltage V c of 3.54 mV, which is about four times the 0.88 mV of the single junction. The temperature dependence of critical current density J c and V c of the stacked junction with N = 1, 2, 4 were measured, all of which can be fitted with dirty-limit theory. Stacked junctions with larger V c or more stacked layers can be achieved by optimizing electrode and barrier thickness, barrier resistivity, and thermal relaxation rate, etc.