Modern Physics Letters B

TECHNOLOGIES FOR THE FABRICATION OF NANOSCALE SUPERCONDUCTING CIRCUITS

道生渡部

Published Apr 30, 2005• 3 citations

Abstract

Researches on the fabrication of ~ 0.1 × 0.1 μ m 2 superconductor–insulator–superconductor (SIS) Josephson junctions are reviewed. Today, a typical dimension is 1–10 μm for Josephson junctions in superconducting integrated circuits. These Josephson junctions are defined by well-established photolithographic technology with reactive ion etching (RIE), and for the superconductor, Nb is almost always used. The merits of Nb include the facts that the superconducting transition temperature Tc of Nb (9.2 K ) is higher than the boiling point of He (4.2 K ), and that Nb has excellent stability against thermal cycling between room temperature and liquid- He temperature. For the fabrication of ~ 0.1 × 0.1 μ m 2 junctions, on the other hand, there is a standard process with electron-beam lithography, shadow evaporation, and lift-off. This process works well for Al (Tc = 1.2 K ), however, it is not ideal for Nb . The scope of this brief review is the nanoscale junction with Nb electrodes. We will look at the efforts of optimizing the standard lift-off process for Nb , electron-beam-lithographic versions of the Nb Josephson-junction technology, focused-ion-beam (FIB) etching as a convenient alternative to electron-beam lithography and RIE, etc. In order to characterize nanoscale tunnel junctions, the single-charge transistor has been often fabricated. Therefore, a summary of its theoretical transport properties is also included.

DOI: 10.1142/s0217984905008529

Related papers

SNS and SIS Josephson junctions with dimensions down to the submicron region prepared by a unified technology

Ludwig Fritzsch, H. Elsner, M. Schubert +1 more

Several applications of Josephson junctions (JJs) in low-temperature superconducting circuits such as programmable voltage standards and SFQ logical circuits or SQUID sensors require JJs with sub-µm dimensions. A method for preparing superconductor-isolator-superconductor (SIS) JJs as well as superconductor-normal metal-superconductor (SNS) JJs was developed which allows the preparation of both types of junctions by nearly the same technological process. Titanium is used as the normal metal for the SNS JJ. Ti can be anodically oxidized and a technology similar to the well-tried Nb-Al technology for SIS JJs can be applied to the SNS system, too. By electron-beam exposure of a negative deep UV photoresist (ma-N 2400) a stable resist mask is generated which has to withstand the following three self-aligned process steps: etching of the Nb counterelectrode by RIE, isolation by anodization and lifting of a SiO planarization layer. By this process SNS (Nb-Ti-Nb) and SIS (Nb-Al/AlO x -Nb) Josephson junctions with smallest junction areas of 0.49 µm 2 were prepared and characterized by dc measurements and under the influence of microwave irradiation. The Nb-Ti-Nb junctions have I c R n products of 87 µV. They can be used for programmable Josephson voltage standard circuits at frequencies of 70 GHz.

Superconductor Science and TechnologyNov 1, 19999 citations

Circuit with small-capacitance high-quality Nb Josephson junctions

道生渡部, Yasunobu Nakamura, Jaw-Shen Tsai

We have developed a fabrication process for nanoscale tunnel junctions which includes focused-ion-beam etching from different directions. By applying the process to a Nb/(Al–)Al2O3/Nb trilayer, we have fabricated a Nb single-electron transistor (SET), and characterized the SET at low temperatures, T=0.04–40 K. The superconducting gap energy and the transition temperature of the Nb SET agree with the bulk values, which suggests high quality Nb junctions. The single-electron charging energy of the SET is estimated to be larger than 1 K.

arXiv:cond-mat/0311332Applied Physics LettersJan 13, 200423 citations

Nanoscale direct-write fabrication of superconducting devices for application in quantum technologies

J. M. De Teresa

Abstract In this Perspective article, we evaluate the current state of research on the use of focused electron and ion beams to directly fabricate nanoscale superconducting devices with application in quantum technologies. First, the article introduces the main superconducting devices and their fabrication by means of standard lithography techniques such as optical lithography and electron beam lithography. Then, focused ion beam patterning of superconductors through milling or irradiation is shown, as well as the growth of superconducting devices by means of focused electron and ion beam induced deposition. We suggest that the key benefits of these resist-free direct-growth techniques for quantum technologies include the ability to make electrical nanocontacts and circuit edit, fabrication of high-resolution superconducting resonators, creation of Josephson junctions and superconducting quantum interference device (SQUIDs) for on-tip sensors, patterning of high-Tc SQUIDs and other superconducting circuits, and the exploration of fluxtronics and topological superconductivity.

Materials for Quantum TechnologyFeb 24, 202312 citations

Single-charge devices with ultrasmall Nb∕AlOx∕Nb trilayer Josephson junctions

R. Dolata, Hansjorg Scherer, Alexander B Zorin +1 more

Josephson junction transistors and 50-junction arrays with linear junction dimensions from 200nm down to 70nm were fabricated from standard Nb∕AlOx∕Nb trilayers. The fabrication process includes electron beam lithography, dry etching, anodization, and planarization by chemical-mechanical polishing. The samples were characterized at temperatures down to 25mK. In general, all junctions are of high quality and their I-U characteristics show low leakage currents and high superconducting energy gap values of Δ≈1.35meV. The characteristics of the transistors and arrays exhibit some features in the subgap area, associated with tunneling of Cooper pairs, quasiparticles, and their combinations due to the redistribution of the bias voltage between the junctions. Total island capacitances of the transistor samples ranged from 1.5fF to 4fF, depending on the junction sizes. Devices made of junctions with linear dimensions below 100nm×100nm demonstrate a remarkable single-electron behavior in both superconducting and normal state. We also investigated the area dependence of the junction capacitances for transistor and array samples.

arXiv:cond-mat/0410288Journal of Applied PhysicsFeb 4, 200537 citations

Transport properties of nanoscale Nb and NbN Josephson junctions fabricated by focused-ion-beam milling

Kazuaki Matsuba, 道生渡部, Jaw-Shen Tsai

We have studied low-temperature electrical transport properties of nanoscale Nb∕(Al–)Al2O3∕Nb and NbN∕AlN∕NbN Josephson junctions (JJs) fabricated by focused-ion-beam (FIB) milling. This FIB fabrication process yields high-quality JJs whose superconducting gap energy agrees with the bulk value. In this paper, we report the improvement in the precision of the fabrication technology by employing a weaker ion beam current and by introducing a step of XeF2-gas-assisted milling, which allowed us to reduce the anodization voltage. For Nb JJs, we measured the current-voltage (I-V) characteristics of single-electron transistors (SETs) and examined the current observed within the superconducting energy gap. At finite voltages, we observed current peaks due to the Josephson-quasiparticle (JQP) cycle. Based on the JQP-peak positions, we estimated the charging energy Ec of the SETs. For all SETs, Ec∕kB is larger than 1K, which is consistent with 0.1×0.1μm2 junctions. We also analyzed the superconducting critical current at zero voltage. The ratio Ic∕Ic0 depended on the junction size, where Ic is the measured critical current and Ic0 is the theoretical one. The I-V curves of NbN single Josephson junctions also depended on the junction size, and they were qualitatively different, especially around the energy gap. We will discuss the possible origins for the junction-size dependence.

Journal of Applied PhysicsApr 1, 20082 citations

Machine-aligned fabrication of submicron SIS tunnel junctions using a focused ion beam

Robert B. Bass, J.Z. Zhang, Arthur W. Lichtenberger

The objective of our research is to develop a machine-aligned technique for the definition and insulation of Nb/Al-AlO/sub x//Nb superconducting-insulating-superconducting (SIS) tunnel junctions with areas as small as 0.2 /spl mu/m/sup 2/. The fabrication of such ultrasmall area planar SIS junctions had previously only been achieved using electron beam lithography (JPL). Typical techniques for the fabrication of micron-scale SIS junctions involve a self-aligned resist lift-off process. The resist pattern is used to define both the junction counter-electrode and the insulation field that separates the wiring layer from the base electrode. The wiring layer contacts the junction counter-electrode through a via in the insulation field that is created during resist liftoff. In our process, the junction is defined and insulated in separate steps; a via through the insulation layer to the junction is aligned and defined using a gallium focused ion beam with nanometer spot-size. Such small area SIS junctions have potential applications in high frequency SIS mixer circuits. They may also be used in experiments to investigate quantum coherence in superconducting circuits and may even serve as the key elements in future superconducting quantum computers.

IEEE Transactions on Applied SuperconductivityJun 1, 19996 citations