Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Progress in Superconductivity and Cryogenics

Measurement and Simulation Study of RSFQ OR gate

Doowoo Nam, Ku-Rak Jung, Hee-Song Hong, Joonhee Kang

Published Jan 1, 2003• 0 citations
OpenAlex

Abstract

There are several simulation programs in studying superconductor RSFQ (Rapid Single flux Quantum) electronic devices, which include WRspice, WinS, PSCAN, and JSIM. Even though different research groups use different simulation programs, it is not well known about which program gives the simulation results closer to the measurement values. In this work, we used both WRspice and WinS to simulate RSFQ OR gate and to compare the results from the different simulations. This comparison would help in deciding which program is better in the RSFQ circuit design. In the confluence buffer, which is the one of the main components of the DR gate, the measured bias margins were , while the margins from the simulations were from WRspice and it 53.1% from WinS. However, with the actual fabricated circuit parameters WRspice gave . In WinS the circuit did not operate. We concluded that WRspice is more reliable.

Related papers

Design Improvement and Measurement of a Rapid Single Flux Quantum Confluence Buffer

Seunghun Baek, Jinyoung Kim, Sehoon Kim +4 more

Rapid Single flux quantum (RSFQ) confluence buffer is widely used in complex superconductive digital circuits. In this work, we have improved the currently used confluence buffer and obtained a more soundly designed confluence buffer. In simulations, improvements in the bias margins of 11 % and the global margins of 10%, compared to the previously used confluence buffer, were achieved. Global margins are very important in estimating a process error range allowed in fabrications. We used two circuit simulation tools, WRspice and Julia, to design and optimize the confluence buffer. We used Xic to obtain a mask layout. We fabricated the improved circuits by using Nb technology. The test results at low frequency showed that the improved confluence buffer operated correctly and had a very wide main bias margin of +/-43% enhanced from +/-26% of the previously used confluence buffer.

Progress in Superconductivity and Cryogenics•Jan 1, 2004•0 citations

Development of Program counter through the optimization of RSFQ Toggle Flip-Flop

Baek Seung Hun, Kim Jin Young, Kim Se Hoon +1 more

We has designed, fabricated, and measured a Single flux quantum (SFQ) toggle flip-flop (TFF). The TFF is widely used in superconductive digital electronics circuits. Many digital devices, such as frequency counter, counting ADC and program counter be used TFF Specially, a program counter may be constructed based on TFF We have designed the newly TFF and obtained high bias margins on test. In this work, we used two circuit simulation tools, WRspice and Julia, as circuit optimization tools. We used XIC for a layout tool. Newly designed TFF had minimum bias margins of +/- and maximum bias margins of +/-(enhanced from +/- ). The designed circuits were fabricated by using Nb technology The test results showed that the re-optimized TFF operated correctly on 100kHz and had a very wide bias margins of +/- .

Progress in Superconductivity and Cryogenics•Jan 1, 2005•1 citation

New RSFQ circuits (Josephson junction digital devices)

Stanislav V. Polonsky, Vasili K. Semenov, P. Bunyk +7 more

Several novel circuits of the rapid single-flux-quantum (RSFQ) family of Josephson-junction digital devices have been designed, fabricated using a 2.5- mu m 1000-A/cm/sup 2/ Nb trilayer technology, and tested at low frequencies. Numerical simulation and measurements have shown that these circuits have considerably wider parameter margins, due to application of several novel design methods. The authors have also carried out an experiment to measure the rate of errors in a simple RSFQ circuit including an inverter, confluence buffer, and Josephson transmission line. Near the middle of the parameter window at 4.2 K, the error probability was definitely lower than 3*10/sup -15/ per logic operation, despite experimentation with rudimentary shielding and filtering.>

IEEE Transactions on Applied Superconductivity•Mar 1, 1993•133 citations

Tuning of the RSFQ Gate Speed by Different Stewart-McCumber Parameters of the Josephson Junctions

Boyko Dimov, M. Khabipov, D Balashov +4 more

At the typical operating temperature of 4.2 K, the theoretical upper limit of the clock frequency of the Low-Temperature Superconductive (LTS) Nb based Rapid Single Flux Quantum (RSFQ) digital circuits is several hundred GHz. Nevertheless, the few middle-scale RSFQ circuits reported on up to now operate at only some tens of GHz. An important performance-limiting factor is in this case the clock signal distribution, so nowadays asynchronous RSFQ designs are often considered. Our previous studies have shown that it is an important advantage of a given asynchronous RSFQ cell library to contain gates with tunable delays. We have already shown by simulations that the RSFQ gate delays are best adjusted by changing the Stewart-McCumber parameter /spl beta//sub c/ of the Josephson junctions-this method tunes the delay within a large interval of values while scarcely affecting the margins and the fabrication yield of the RSFQ gates. In order to prove this statement experimentally, we have designed, fabricated, and tested several ring-shaped oscillators with identical topologies but different Stewart-McCumber parameters of the Josephson junctions. Their operating speeds and margins are measured and compared.

IEEE Transactions on Applied Superconductivity•Jun 1, 2005•12 citations

Fabrication and characterization of superconducting RSFQ circuits

Gang Li, Hao Li, Jianshe Liu +1 more

Abstract To meet the specification of the qubits in our laboratory, a 0.4 kA·cm −2 superconducting rapid single flux quantum (RSFQ) circuit was designed and successfully fabricated with an improved Nb‐based self‐aligned lift‐off process. This circuit consists of a single‐flux‐quantum (SFQ) pulse generator, a Josephson transmission line (JTL) and a T‐flip flop (TFF), and it acts as a frequency divider. The values of the inductors in this circuit were extracted using InductEX and the basic function of this circuit was confirmed using the simulation software WRspice before fabrication. After fabrication, the basic parameters of this circuit were measured at ~ 2.5 K in a Janis He‐3 cryostat. This work laid the theoretical and experimental basis for the future research on the RSFQ‐qubit control circuits.

Rare Metals•Aug 24, 2018•7 citations

New elements of the RSFQ logic family

Oleg A. Mukhanov, Stanislav V. Polonsky, Vasili K. Semenov

In this report, new rapid single-flux quantum (RSFQ) elements (OR-AND, NOR-AND, half adder, multiplexer, demultiplexer, and shift registers) are presented. Operation of these gates has been studied with the help of the personal superconductor circuit analyzer (PSCAN) within the standard RSJ model of Josephson junctions. Parameter margins and other performance limits of the new elements are thoroughly investigated.

IEEE Transactions on Magnetics•Mar 1, 1991•35 citations
There are several simulation programs in studying superconductor RSFQ (Rapid Single flux Quantum) electronic devices, which include WRspice, WinS, PSCAN, and JSIM. Even though different research groups use different simulation programs, it is not well known about which program gives the simulation results closer to the measurement values. In this work, we used both WRspice and WinS to simulate RSFQ OR gate and to compare the results from the different simulations. This comparison would help in deciding which program is better in the RSFQ circuit design. In the confluence buffer, which is the one of the main components of the DR gate, the measured bias margins were , while the margins from the simulations were from WRspice and it 53.1% from WinS. However, with the actual fabricated circuit parameters WRspice gave . In WinS the circuit did not operate. We concluded that WRspice is more reliable.
Rapid Single flux quantum (RSFQ) confluence buffer is widely used in complex superconductive digital circuits. In this work, we have improved the currently used confluence buffer and obtained a more soundly designed confluence buffer. In simulations, improvements in the bias margins of 11 % and the global margins of 10%, compared to the previously used confluence buffer, were achieved. Global margins are very important in estimating a process error range allowed in fabrications. We used two circuit simulation tools, WRspice and Julia, to design and optimize the confluence buffer. We used Xic to obtain a mask layout. We fabricated the improved circuits by using Nb technology. The test results at low frequency showed that the improved confluence buffer operated correctly and had a very wide main bias margin of +/-43% enhanced from +/-26% of the previously used confluence buffer.
We has designed, fabricated, and measured a Single flux quantum (SFQ) toggle flip-flop (TFF). The TFF is widely used in superconductive digital electronics circuits. Many digital devices, such as frequency counter, counting ADC and program counter be used TFF Specially, a program counter may be constructed based on TFF We have designed the newly TFF and obtained high bias margins on test. In this work, we used two circuit simulation tools, WRspice and Julia, as circuit optimization tools. We used XIC for a layout tool. Newly designed TFF had minimum bias margins of +/- and maximum bias margins of +/-(enhanced from +/- ). The designed circuits were fabricated by using Nb technology The test results showed that the re-optimized TFF operated correctly on 100kHz and had a very wide bias margins of +/- .
Several novel circuits of the rapid single-flux-quantum (RSFQ) family of Josephson-junction digital devices have been designed, fabricated using a 2.5- mu m 1000-A/cm/sup 2/ Nb trilayer technology, and tested at low frequencies. Numerical simulation and measurements have shown that these circuits have considerably wider parameter margins, due to application of several novel design methods. The authors have also carried out an experiment to measure the rate of errors in a simple RSFQ circuit including an inverter, confluence buffer, and Josephson transmission line. Near the middle of the parameter window at 4.2 K, the error probability was definitely lower than 3*10/sup -15/ per logic operation, despite experimentation with rudimentary shielding and filtering.>
At the typical operating temperature of 4.2 K, the theoretical upper limit of the clock frequency of the Low-Temperature Superconductive (LTS) Nb based Rapid Single Flux Quantum (RSFQ) digital circuits is several hundred GHz. Nevertheless, the few middle-scale RSFQ circuits reported on up to now operate at only some tens of GHz. An important performance-limiting factor is in this case the clock signal distribution, so nowadays asynchronous RSFQ designs are often considered. Our previous studies have shown that it is an important advantage of a given asynchronous RSFQ cell library to contain gates with tunable delays. We have already shown by simulations that the RSFQ gate delays are best adjusted by changing the Stewart-McCumber parameter /spl beta//sub c/ of the Josephson junctions-this method tunes the delay within a large interval of values while scarcely affecting the margins and the fabrication yield of the RSFQ gates. In order to prove this statement experimentally, we have designed, fabricated, and tested several ring-shaped oscillators with identical topologies but different Stewart-McCumber parameters of the Josephson junctions. Their operating speeds and margins are measured and compared.
Abstract To meet the specification of the qubits in our laboratory, a 0.4 kA·cm −2 superconducting rapid single flux quantum (RSFQ) circuit was designed and successfully fabricated with an improved Nb‐based self‐aligned lift‐off process. This circuit consists of a single‐flux‐quantum (SFQ) pulse generator, a Josephson transmission line (JTL) and a T‐flip flop (TFF), and it acts as a frequency divider. The values of the inductors in this circuit were extracted using InductEX and the basic function of this circuit was confirmed using the simulation software WRspice before fabrication. After fabrication, the basic parameters of this circuit were measured at ~ 2.5 K in a Janis He‐3 cryostat. This work laid the theoretical and experimental basis for the future research on the RSFQ‐qubit control circuits.