Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Optoelectronics Letters

Study on the aided PC-ASCL decoding algorithm based on optimized parity check codes

Jianguo Yuan, Deyi Yang, Ziliang Zhu, Jinneng Xiang

Published Feb 1, 2026• 0 citations
Publisher
DOI
10.1007/s11801-026-4226-x

Related papers

Improvement of decoding algorithms for low-density parity-check codes

Junho Cho

•Jan 1, 2010•0 citations

Parity-Check Aided Adaptive Successive Cancellation List Decoding for Polar Codes

Jie Zhang, Houdong Xu, Linhao Zhang +3 more

In this paper, the fundamental parity-check (PC) mechanism is incorporated into the adaptive successive cancellation list (ASCL) polar decoder and a joint detection is implemented. The generation and distribution methods of the PC bits are specifically designed according to a channel reliability conducted multi protection level principle. Benefiting from these specific designs, the PC aided ASCL decoder becomes an excellent candidate for the parity check concatenated (PCC) polar decoders. The simulation results demonstrate that the proposed decoder achieves the same error-performance as the cyclic redundant check (CRC) aided ASCL decoder but having significantly lower decoding complexity.

IEEE International Conference on Communication Technology (ICCT)•Oct 13, 2021•0 citations

Fast Node Polar Decoding Method Based on Hybrid Parity Check and CRC

Zongmiao He, Yangjun Chen, Shipeng Gao +3 more

In the case of short code, polar code demonstrates superior performance compared with Low Density Parity Check (LDPC) code. Particularly in low coding rate scenario, the complexity of Polar code encoding and decoding is significantly lower than that of LDPC code. The technological advantage of Polar code makes it of great value in special application scenarios such as satellite communication and ocean communication. The polar coding scheme can significantly improve the transmission reliability of the communication system, because the satellite spread spectrum communication system generally adopts short code design.In the research of decoding algorithm, the original Serial Cancellation (SC) decoding algorithm has simple rules, but the decoding effect is not ideal under the limited code length, and the serial decoding mechanism leads to large decoding delay. The Successive Cancellation List (SCL) decoding algorithm improves decoding performance by increasing the number of decoding search path. However, maintaining multiple decoding paths can multiply the decoding complexity. Fast node-based decoding algorithm aims to accelerate decoding and reduce latency by defining and simplifying the decoding process for specific nodes, yet they do not optimize the decoding paths. In view of the above problems, this paper proposes a Simplified Parity Check-based Cyclic Redundancy Check (CRC)-Aided Successive Cancellation List (S-PC-CASCL) decoding algorithm. Simulation results demonstrate that the proposed S-PC-CASCL maintains excellent error correction performance while reducing the average list size by up to 16 % under low Signal Noise Ratio (SNR) conditions, thereby lowering computational complexity and decoding latency compared with other widely used polar decoding methods.

IEEE Access•Jan 1, 2025•0 citations

A Study of Decoding Algorithm of Low Density Parity Check Code

Naoto Kobayashi, Ryo Nomura, Toshiyasu Matsushima

Technical report of IEICE. ISEC•Mar 12, 2002•1 citation

Introduction of Low-density Parity-Check decoding Algorithm design

Florent Pirou

•Jan 1, 2004•1 citation

Partially Constrained GRAND of Linear Block Codes

Yixin Wang, Jifan Liang, Xiao Ma

This paper is concerned with a search-number-reduced guessing random additive noise decoding (GRAND) algorithm for linear block codes, called partially constrained GRAND (PC-GRAND). In contrast to the original GRAND, which guesses error patterns without constraints, the PC-GRAND guesses only those error patterns satisfying partial constraints of the codes. In particular, the PC-GRAND takes partial rows of the parity-check matrix as constraints for generating candidate error patterns and the remaining rows as checks for validating the candidates. The number of searches can be reduced when the serial list Viterbi algorithm (SLVA) is implemented for searching over a trellis specified by the partial parity-check matrix. This is confirmed by numerical results. Numerical simulations are also provided for comparison with other decoding algorithms. The parallel implementation of PC-GRAND is also presented in this paper.

arXiv:2308.14259•International Conference on Computer and Communication Systems (ICCCS)•Apr 19, 2024•8 citations
In this paper, the fundamental parity-check (PC) mechanism is incorporated into the adaptive successive cancellation list (ASCL) polar decoder and a joint detection is implemented. The generation and distribution methods of the PC bits are specifically designed according to a channel reliability conducted multi protection level principle. Benefiting from these specific designs, the PC aided ASCL decoder becomes an excellent candidate for the parity check concatenated (PCC) polar decoders. The simulation results demonstrate that the proposed decoder achieves the same error-performance as the cyclic redundant check (CRC) aided ASCL decoder but having significantly lower decoding complexity.
In the case of short code, polar code demonstrates superior performance compared with Low Density Parity Check (LDPC) code. Particularly in low coding rate scenario, the complexity of Polar code encoding and decoding is significantly lower than that of LDPC code. The technological advantage of Polar code makes it of great value in special application scenarios such as satellite communication and ocean communication. The polar coding scheme can significantly improve the transmission reliability of the communication system, because the satellite spread spectrum communication system generally adopts short code design.In the research of decoding algorithm, the original Serial Cancellation (SC) decoding algorithm has simple rules, but the decoding effect is not ideal under the limited code length, and the serial decoding mechanism leads to large decoding delay. The Successive Cancellation List (SCL) decoding algorithm improves decoding performance by increasing the number of decoding search path. However, maintaining multiple decoding paths can multiply the decoding complexity. Fast node-based decoding algorithm aims to accelerate decoding and reduce latency by defining and simplifying the decoding process for specific nodes, yet they do not optimize the decoding paths. In view of the above problems, this paper proposes a Simplified Parity Check-based Cyclic Redundancy Check (CRC)-Aided Successive Cancellation List (S-PC-CASCL) decoding algorithm. Simulation results demonstrate that the proposed S-PC-CASCL maintains excellent error correction performance while reducing the average list size by up to 16 % under low Signal Noise Ratio (SNR) conditions, thereby lowering computational complexity and decoding latency compared with other widely used polar decoding methods.
This paper is concerned with a search-number-reduced guessing random additive noise decoding (GRAND) algorithm for linear block codes, called partially constrained GRAND (PC-GRAND). In contrast to the original GRAND, which guesses error patterns without constraints, the PC-GRAND guesses only those error patterns satisfying partial constraints of the codes. In particular, the PC-GRAND takes partial rows of the parity-check matrix as constraints for generating candidate error patterns and the remaining rows as checks for validating the candidates. The number of searches can be reduced when the serial list Viterbi algorithm (SLVA) is implemented for searching over a trellis specified by the partial parity-check matrix. This is confirmed by numerical results. Numerical simulations are also provided for comparison with other decoding algorithms. The parallel implementation of PC-GRAND is also presented in this paper.