IEEE Transactions on Applied Superconductivity

Signal Integrity Simulations of 4JL Gate Pulses From 4 K to 50 K

Keith Krause, Yerzhan Mustafa, Archit Shah, Selçuk Köse, Michael C. Hamilton

Published Dec 2, 2024• 7 citations

Abstract

Digital communication between temperature stages is a critical part of superconducting electronics systems. Specifically, enabling clean, low-loss communication between single flux quantum (SFQ) circuits at 4 K and CMOS circuitry and memory at higher temperature stages (such as 50 K) can allow for significantly more system memory than what current superconducting devices and memories allow. An amplifier for SFQ pulses, such as a four-junction logic (4JL) gate, must also be included at the beginning of the data link. We have simulated such a data link in Pathwave ADS, which uses four-junction logic (4JL) gate characteristics that were initially simulated in JoSIM. ANSYS HFSS was used to generate the S-parameters used in ADS. Eye diagrams generated from the ADS simulation results are analyzed. The eye diagrams from the data link give an eye width of 77.2 ps and an eye height of 2.16 mV in the worst case, compared to an eye width of 94.3 ps and an eye height of 4.24 mV from the 4JL gate. These simulations will enable future hardware implementations of SFQ to CMOS memory data links.

DOI: 10.1109/tasc.2024.3510518

Related papers

System-Level Comparison of Superconductor-Semiconductor Interface Circuits

Keith Krause, Yerzhan Mustafa, Archit Shah +9 more

Cryogenic computing systems often require communication between single flux quantum (SFQ) circuits at 4 K and CMOS circuits at a higher temperature stage. Interface circuits such as a 4JL (four-junction logic) gate and a SQUID (superconducting quantum interference device) stack have previously been used for SFQ-CMOS data links, but they have only been used for systems contained at 4 K. When communicating with CMOS circuits at a higher temperature stage, these interface circuits must be implemented in accordance with a holistic analysis of the entire cryogenic computing system. We have conducted an analysis in which we compare the impact of a 4JL gate and a SQUID stack on a system designed for the HYPRES ICE-T. For our analysis, we use the CORE e4 RSFQ microprocessor as the SFQ circuitry at 4 K. We provide guidelines for deciding between a 4JL gate and a SQUID stack as superconductor-semiconductor interface circuits in hybrid computing systems with multiple temperature stages.

IEEE Transactions on Applied SuperconductivityJan 27, 20262 citations

Superconducting pulse conserving logic and Josephson-SRAM

Quentin Herr, Trent Josephsen, Anna Herr

Superconducting digital pulse-conserving logic and Josephson static random access memory (JSRAM) memory together enable scalable circuits with energy efficiency 100× beyond leading-node CMOS. Circuit designs support high throughput and low latency when implemented in an advanced fabrication stack with high-critical-current-density Josephson junctions of 1000 μA/μm2. Pulse-conserving logic produces one single-flux-quantum output for each input and includes a three-input, three-output gate producing logical or3, majority3, and and3. Gate macros using dual-rail data encoding eliminate inversion latency and produce efficient implementations of all standard logic functions. A full adder using 70 Josephson junctions has a carry-out latency of 5 ps corresponding to an effective 12 levels of logic at 30 GHz. JSRAM memory uses single-flux-quantum signals throughout an active array to achieve throughput at the same clock rate as the logic. The unit cell has eight Josephson junctions, a signal propagation latency of 1 ps, and a footprint of 2 μm2. Projected density of JSRAM is 4 MB/cm2, and computational density of pulse-conserving logic is on par with leading node CMOS accounting for power densities and clock rates.

arXiv:2303.16801Applied Physics LettersMay 1, 202311 citations

Energy Efficient Digital Data Link

Prasana Ravindran, Su-Wei Chang, Wei-Ting Wong +6 more

Efficiently amplifying the high-speed and low-voltage swing outputs of single flux quantum (SFQ) logic to levels that are suitable for interfacing with room temperature electronics has been a long-standing challenge in the field of superconducting electronics. In this work, we investigate the feasibility of using a lossy passive matching network at 4 K, with a pair of differential 100 low-noise amplifiers heatsunk to 18 K and 50 K stages, respectively. The amplifiers were implemented in a 120 nm SiGe BiCMOS technology. The amplification chain is dc coupled and the small-signal link gain was measured to be approximately 48 dB. The power consumption of each of the two amplification stages was 6.3 mW. The chain was measured at 21 K using a high-speed differential nonreturn-to-zero signal having amplitude commensurate with what one would expect from a superconducting circuit, and clean eye diagrams were observed for data rates as high as 30 Gb/s. The chain was also measured when driven from an SFQ/dc interface, with the first gain stage heatsunk to 9 K. In this configuration, clean eye diagrams were observed to 5 Gb/s, with the speed limitation being related to packaging parasitics.

IEEE Transactions on Applied SuperconductivityDec 7, 20167 citations

Digital Output Data Links From Superconductor Integrated Circuits

Deepnarayan Gupta, Saad M. Sarwana, Dmitri E. Kirichenko +7 more

Improving the efficiency in digital data transport, originating from 4 K superconductor integrated circuits (ICs) to standard room-temperature (300 K) electronics, both in terms of speed and power consumption, is vitally important for nearly all applications of superconductor digital electronics. The required data link must include all necessary amplification and conditioning to convert digital data from single flux quantum (SFQ) logic to standard CMOS logic levels. Therefore, one must minimize the overall power consumption for the required total data throughout by taking into account all parts of the link: (1) data transmitters or output drivers with SFQ input, (2) additional amplifiers, (3) transmission lines, and (4) data receivers at room-temperature, such as the ones available on commercial field-programmable gate arrays (FPGAs). Here, we describe two variants of electrical data links, with and without cryogenic semiconductor amplifiers.

IEEE Transactions on Applied SuperconductivityMay 15, 201929 citations

Prospect of single flux quantum logic in superconducting digital electronics

J.H. Kang, John X. Przybysz, Donald L. Miller +2 more

This paper presents a study on the merits of single flux quantum (SFQ) logic in superconducting digital electronics. With no requirements for an external RF clock source, the speed of SFQ logic circuits can exceed 100 GHz, orders of magnitude higher than latching logic circuits. Use of overdamped junctions in SFQ circuits makes this logic available for already developed high-Tc junctions. Simulations show the operation of SFQ circuits at above 10 GHz with the junctions having characteristics similar to those of YBa2Cu3O7-x/Au/YBa2Cu3O7-x planar junctions. A similar concept is applied to NbN circuits operable above 10 K. A flip-flop counter using NbN junctions with Vm (1.5 mV)=3 mV and Delta =1.9 mV to model 12 K operation has been successfully simulated up to 5 GHz. Operating margins of only 26% on MVTL shift register were obtained by simulations, which is comparable to the margins for SFQ logic circuits. A counting SFQ analogue-to-digital converter can be improved by using an output buffered quantizer.

Superconductor Science and TechnologyNov 1, 19915 citations

Design of superconductor digital circuits for a 30 GHz DSP and for interface to qubits

Samuel Intiso

Superconducting digital technology based on Rapid Single Flux Quantum logic (RSFQ) is a digital technology characterized by high speed, low power consumption and low operational temperatures. RSFQ is attractive for many applications and in particular for high frequency Digital Signal Processing (DSP) and for digital control of mK devices like superconducting qubits. Due to the 30 GHz clock speed, RSFQ DSP could be used to implement a Successive Interference Canceller for multi-user detection in a 3G wireless systems. The being developed DSP consists of a digital core, an RSFQ Multiply Accumulate unit (MAC), RSFQ fast cache memory and external semiconductor memory.The first part of this thesis is focusing on architecture and implementation of the hierarchical CMOS-RSFQ hybrid memory for the RSFQ DSP. The architecture ofthe RSFQ cache is optimized in order to reach the highest speed and reliable data communication with CMOS memory. Aspects of block synchronization betweenthe RSFQ cache and the RSFQ digital core are discussed and solved using a new developed RSFQ gate, C3. For design of different components of the DSP, a designapproach based on validated VHDL models is proposed and experimentally verified.The second part of this thesis is focusing on the design oflow-dissipative RSFQ circuits for interface to the superconducting qubits. Power dissipation ofRSFQ circuits is minimized. A low-temperature thermal model of resistively shunted Josephsonjunctions is developed and applied to optimize the shape of the shunt resistors in order to reduce their electron temperature. Depending on the available fabricationprocess the lowest noise temperature of RSFQ circuit can be in the range from 90 mK to 180 mK.

Jan 1, 20060 citations