Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

IEEE Transactions on Applied Superconductivity

All-JJ Logic Based on Bistable JJs

Tahereh Jabbari, Mark F. Bocko, Eby G. Friedman

Published Mar 23, 2023• 16 citations
Publisher

Abstract

The all-JJ logic family is a promising area and power efficient, scalable single flux quantum (SFQ) technology for application to exascale supercomputers. All-JJ superconductive logic is based on a superconductor-ferromagnet-superconductor (SFS) bistable JJ, enabling nanometer feature sizes in VLSI complexity superconductive systems. In this paper, a mechanical analogy is proposed to describe the dynamic behavior of these bistable JJs. Novel all-JJ logic gates, such as TFF, DFF, OR, AND, and NOT gates, are presented here. All-JJ circuits are composed of bistable JJs, standard JJs, and bias currents, not requiring large inductors within the storage loops. All-JJ logic cells exhibit less delay and power than standard SFQ cells with the same critical current density. All-JJ systems can operate at high frequencies due to the small capacitance of the SFS JJ. A complex all-JJ circuit from the suite of ISCAS'85 benchmark circuits is also characterized. This complex all-JJ circuit exhibits less delay and power as compared to standard SFQ logic. The bias current in a conventional benchmark circuit and all-JJ benchmark circuit is, respectively, 22 mA and 13 mA. The delay of each cell within the conventional benchmark circuit and all-JJ benchmark circuit is, respectively, approximately 20 and 8 ps. A parasitic inductance in series with the JJs disturbs the current distribution within the all-JJ circuits while degrading the margins. To suppress the effects of this parasitic inductance on SFS JJs, small linear inductors are added to manage the current distribution and improve the parameter margins.

DOI
10.1109/tasc.2023.3260774

Related papers

Superconductor Logic Implementation With All-JJ Inductor-Free Cell Library

Haolin Cong, Sasan Razmkhah, Mustafa Altay Karamuftuoglu +1 more

Single flux quantum (SFQ) technology has garnered significant attention due to its low switching power and high operational speed. Researchers have been actively pursuing more advanced devices and technologies to further reduce the reliance on inductors, bias, and dynamic power. Recently, innovative magnetic Josephson junction devices have emerged, enhancing the field of superconductor electronics logic. This article introduces a novel cell library design that relies entirely on Josephson junctions, showing promising potential for eliminating the need for inductors in conventional SFQ cells. This results in a 55% reduction in cell size and an 80% decrease in both static and dynamic power consumption. The proposed library implements a half flux quantum logic, where each pulse duration is half that of a SFQ pulse. This article presents the schematics of the basic cells, emphasizing critical circuit parameters and their margins. In addition, it examines layout blueprints, showcasing the advantageous area-saving characteristics of the proposed design.

arXiv:2310.13857•IEEE Transactions on Applied Superconductivity•Jul 19, 2024•9 citations

Bistable All-Josephson Junction SQUID with Dual Φ-Junctions for State-Controlled Superconducting Circuits

Ayisat Adedokun, Yerzhan Mustafa, Selçuk Köse

A bistable superconducting quantum interference device (SQUID) exclusively comprising Josephson junctions (JJs) is proposed. The design integrates two $2 \Phi$-JJs within the loop structure, while the state of the SQUID is monitored through a conventional $2 \pi$-periodic $\mathbf{J J}$ ($\mathbf{0}$-JJ). This configuration eliminates the need for geometric inductors, leveraging the nonlinear phase dynamics for bistability. Extensive simulations confirm robust bistable operation under controlled external flux bias, positioning the proposed SQUID as an area-efficient building block for superconducting memory cells, sensors for various applications, and SFQ-compatible logic elements.

IEEE Computer Society Annual Symposium on VLSI•Jul 6, 2025•1 citation

Superconductive Logic Using 2ϕ—Josephson Junctions With Half Flux Quantum Pulses

Issa Salameh, Eby G. Friedman, Shahar Kvatinsky

Superconductive logic based on Josephson junctions (JJ) is a promising technology for energy efficient supercomputers and cloud computing. This technology can deliver significant improvements in performance and energy efficiency as compared to CMOS. Superconductive circuits, however, suffer from low density integration as compared to CMOS, primarily due to the limited scalability of the inductors. To improve the scalability of superconductive logic, a logic family based on a novel JJ technology,$2\phi $-JJ, has been proposed that eliminates the inductors. In this brief, three circuits are presented which exploit this scalable inductor-less technology. This novel$2\phi $-JJ technology represents the data as half flux quantum (HFQ) pulses, which improves the energy efficiency and speed as compared to standard superconductive logic such as rapid single flux quantum (RSFQ). Unlike RSFQ, the proposed circuits dynamically switch upon receiving an HFQ pulse, saving energy. These$2\phi $-JJ logic circuits operate 2.25X faster and require 2.6X less energy as compared to RSFQ.

IEEE Transactions on Circuits & Systems II Express Briefs•Mar 28, 2022•14 citations

xeSFQ: clockless SFQ logic with zero bias network power dissipation

Jennifer E. Volk, George Tzimpragos, Oleg A. Mukhanov

Abstract Energy-efficient rapid single flux quantum (ERSFQ) circuits suppress the dominant static power dissipation of Rapid SFQ logic by replacing bias resistors with current-limiting bias Josephson junctions (JJs) and inductors. In practice, however, these JJs introduce power dissipation in the DC bias network due to switching events required to correct data-dependent phase imbalances, with dissipation often comparable to that of dynamic power. This paper presents xeSFQ, a new SFQ logic family that integrates alternating SFQ (xSFQ) encoding with ERSFQ biasing. By enforcing a single pulse per line per logical cycle, xeSFQ maintains uniform phase across the circuit, thereby eliminating bias JJ switching during operation and achieving zero bias network power dissipation. Extensive analog simulations and logic synthesis results, from individual gates to ISCAS and EPFL benchmarks, validate this hypothesis and demonstrate the efficiency and scalability advantages of the proposed approach.

Superconductor Science and Technology•Jul 1, 2026•0 citations

SFQ Bias for SFQ Digital Circuits

Vasili K. Semenov, Evan B. Golden, Sergey K. Tolpygo

Superconductor electronics fabrication technology developed at MIT Lincoln Laboratory enables the development of VLSI digital circuits with millions of Josephson junctions per square centimeter. However, conventional DC and multi-phase AC biasing techniques already encounter serious challenges for scaling circuits above several hundred thousand junctions. In this work, we propose a novel AC-based biasing scheme for RSFQ-type logic families requiring DC bias. The major step toward this scheme is a superconducting AC/DC rectifier which we introduced at ASC 2014. We proposed to connect the rectifiers to “payload cells” via superconducting inductors with large inductance in order to reduce parasitic effects of flux quantization. Recently, we discovered that this powering scheme works even better at a much lower value of the inductance, when it is just sufficient to hold only one or two flux quanta in the inductive loop between the converter and the payload. In this case, flux quantization in the loop becomes beneficial because the value of current fed into the payload is defined by the value of the coupling inductance. Therefore, our AC/SFQ converter powers the payload cell by single flux quanta rather than by DC current. Such mode of operation is extremely energy efficient because energy is used only to recover the flux quantum consumed by the cell during the logic operation. We present designs of AC/SFQ converters comprising an AC/DC rectifier and a current conditioning circuit which we termed an SFQ filter. We also present test results and demonstrate AC/SFQ powering a payload circuit using circuits fabricated in a new, 150-nm node of Lincoln Laboratory fabrication technology using self-shunted Nb/AlOx-Al/Nb Josephson junctions with 600 μA/μm2critical current density and 200 nm minimum linewidth of inductors.

arXiv:2012.12405•IEEE Transactions on Applied Superconductivity•Mar 18, 2021•14 citations

Compact Model and Circuit Behavior of Bistable 2ϕ-Josephson Junctions

Ana Mitrović, Mark F. Bocko

The 2ϕ-Josephson junctions (JJs), characterized by a dominant second harmonic in the current-phase relationship (CPR), are promising devices for low-power, high-density superconducting digital logic. These junctions eliminate the need for on-chip inductors to store magnetic flux and they reduce bias current requirements. In practical implementations, both first and second harmonic components are typically present in the CPR, affecting the junction dynamics and circuit operation. Understanding this behavior is essential for the reliable design of superconducting logic circuits utilizing these junctions, such as half flux quantum (HFQ) circuits. In this article, a compact Verilog-A model for 2ϕ-JJs is presented that captures the nonlinear behavior of the junctions, accounting for both harmonic contributions and their impact on damping. Two parameter sets are derived from experimental data corresponding to junctions with weak ferromagnetic barriers and ferromagnetic insulator barriers. Based on the inferred parameters, models of each junction type are developed. The model is validated against published experimental results and simulated within a D flip flop cell, demonstrating its use for superconducting circuit design and analysis, including evaluation of circuit behavior under nonideal junction conditions. Stability issues and failure mechanisms introduced by a nonzero first harmonic are analyzed, and underlying junction dynamics are examined to explain the reduction in circuit parameter margins.

IEEE Transactions on Electron Devices•Nov 10, 2025•1 citation
The all-JJ logic family is a promising area and power efficient, scalable single flux quantum (SFQ) technology for application to exascale supercomputers. All-JJ superconductive logic is based on a superconductor-ferromagnet-superconductor (SFS) bistable JJ, enabling nanometer feature sizes in VLSI complexity superconductive systems. In this paper, a mechanical analogy is proposed to describe the dynamic behavior of these bistable JJs. Novel all-JJ logic gates, such as TFF, DFF, OR, AND, and NOT gates, are presented here. All-JJ circuits are composed of bistable JJs, standard JJs, and bias currents, not requiring large inductors within the storage loops. All-JJ logic cells exhibit less delay and power than standard SFQ cells with the same critical current density. All-JJ systems can operate at high frequencies due to the small capacitance of the SFS JJ. A complex all-JJ circuit from the suite of ISCAS'85 benchmark circuits is also characterized. This complex all-JJ circuit exhibits less delay and power as compared to standard SFQ logic. The bias current in a conventional benchmark circuit and all-JJ benchmark circuit is, respectively, 22 mA and 13 mA. The delay of each cell within the conventional benchmark circuit and all-JJ benchmark circuit is, respectively, approximately 20 and 8 ps. A parasitic inductance in series with the JJs disturbs the current distribution within the all-JJ circuits while degrading the margins. To suppress the effects of this parasitic inductance on SFS JJs, small linear inductors are added to manage the current distribution and improve the parameter margins.
Single flux quantum (SFQ) technology has garnered significant attention due to its low switching power and high operational speed. Researchers have been actively pursuing more advanced devices and technologies to further reduce the reliance on inductors, bias, and dynamic power. Recently, innovative magnetic Josephson junction devices have emerged, enhancing the field of superconductor electronics logic. This article introduces a novel cell library design that relies entirely on Josephson junctions, showing promising potential for eliminating the need for inductors in conventional SFQ cells. This results in a 55% reduction in cell size and an 80% decrease in both static and dynamic power consumption. The proposed library implements a half flux quantum logic, where each pulse duration is half that of a SFQ pulse. This article presents the schematics of the basic cells, emphasizing critical circuit parameters and their margins. In addition, it examines layout blueprints, showcasing the advantageous area-saving characteristics of the proposed design.
A bistable superconducting quantum interference device (SQUID) exclusively comprising Josephson junctions (JJs) is proposed. The design integrates two 2Φ2 \Phi2Φ-JJs within the loop structure, while the state of the SQUID is monitored through a conventional 2π2 \pi2π-periodic JJ\mathbf{J J}JJ (0\mathbf{0}0-JJ). This configuration eliminates the need for geometric inductors, leveraging the nonlinear phase dynamics for bistability. Extensive simulations confirm robust bistable operation under controlled external flux bias, positioning the proposed SQUID as an area-efficient building block for superconducting memory cells, sensors for various applications, and SFQ-compatible logic elements.
Superconductive logic based on Josephson junctions (JJ) is a promising technology for energy efficient supercomputers and cloud computing. This technology can deliver significant improvements in performance and energy efficiency as compared to CMOS. Superconductive circuits, however, suffer from low density integration as compared to CMOS, primarily due to the limited scalability of the inductors. To improve the scalability of superconductive logic, a logic family based on a novel JJ technology,$2\phi $-JJ, has been proposed that eliminates the inductors. In this brief, three circuits are presented which exploit this scalable inductor-less technology. This novel$2\phi $-JJ technology represents the data as half flux quantum (HFQ) pulses, which improves the energy efficiency and speed as compared to standard superconductive logic such as rapid single flux quantum (RSFQ). Unlike RSFQ, the proposed circuits dynamically switch upon receiving an HFQ pulse, saving energy. These$2\phi $-JJ logic circuits operate 2.25X faster and require 2.6X less energy as compared to RSFQ.
Abstract Energy-efficient rapid single flux quantum (ERSFQ) circuits suppress the dominant static power dissipation of Rapid SFQ logic by replacing bias resistors with current-limiting bias Josephson junctions (JJs) and inductors. In practice, however, these JJs introduce power dissipation in the DC bias network due to switching events required to correct data-dependent phase imbalances, with dissipation often comparable to that of dynamic power. This paper presents xeSFQ, a new SFQ logic family that integrates alternating SFQ (xSFQ) encoding with ERSFQ biasing. By enforcing a single pulse per line per logical cycle, xeSFQ maintains uniform phase across the circuit, thereby eliminating bias JJ switching during operation and achieving zero bias network power dissipation. Extensive analog simulations and logic synthesis results, from individual gates to ISCAS and EPFL benchmarks, validate this hypothesis and demonstrate the efficiency and scalability advantages of the proposed approach.
Superconductor electronics fabrication technology developed at MIT Lincoln Laboratory enables the development of VLSI digital circuits with millions of Josephson junctions per square centimeter. However, conventional DC and multi-phase AC biasing techniques already encounter serious challenges for scaling circuits above several hundred thousand junctions. In this work, we propose a novel AC-based biasing scheme for RSFQ-type logic families requiring DC bias. The major step toward this scheme is a superconducting AC/DC rectifier which we introduced at ASC 2014. We proposed to connect the rectifiers to “payload cells” via superconducting inductors with large inductance in order to reduce parasitic effects of flux quantization. Recently, we discovered that this powering scheme works even better at a much lower value of the inductance, when it is just sufficient to hold only one or two flux quanta in the inductive loop between the converter and the payload. In this case, flux quantization in the loop becomes beneficial because the value of current fed into the payload is defined by the value of the coupling inductance. Therefore, our AC/SFQ converter powers the payload cell by single flux quanta rather than by DC current. Such mode of operation is extremely energy efficient because energy is used only to recover the flux quantum consumed by the cell during the logic operation. We present designs of AC/SFQ converters comprising an AC/DC rectifier and a current conditioning circuit which we termed an SFQ filter. We also present test results and demonstrate AC/SFQ powering a payload circuit using circuits fabricated in a new, 150-nm node of Lincoln Laboratory fabrication technology using self-shunted Nb/AlOx-Al/Nb Josephson junctions with 600 μA/μm2critical current density and 200 nm minimum linewidth of inductors.
The 2ϕ-Josephson junctions (JJs), characterized by a dominant second harmonic in the current-phase relationship (CPR), are promising devices for low-power, high-density superconducting digital logic. These junctions eliminate the need for on-chip inductors to store magnetic flux and they reduce bias current requirements. In practical implementations, both first and second harmonic components are typically present in the CPR, affecting the junction dynamics and circuit operation. Understanding this behavior is essential for the reliable design of superconducting logic circuits utilizing these junctions, such as half flux quantum (HFQ) circuits. In this article, a compact Verilog-A model for 2ϕ-JJs is presented that captures the nonlinear behavior of the junctions, accounting for both harmonic contributions and their impact on damping. Two parameter sets are derived from experimental data corresponding to junctions with weak ferromagnetic barriers and ferromagnetic insulator barriers. Based on the inferred parameters, models of each junction type are developed. The model is validated against published experimental results and simulated within a D flip flop cell, demonstrating its use for superconducting circuit design and analysis, including evaluation of circuit behavior under nonideal junction conditions. Stability issues and failure mechanisms introduced by a nonzero first harmonic are analyzed, and underlying junction dynamics are examined to explain the reduction in circuit parameter margins.