Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Advances in science and technology

Progress of RSFQ High Performance Packet Switch

Shinichi Yorozu, Yoshihito Hashimoto, 義男 亀田, Toshiyuki Miyazaki

Published Oct 1, 2006• 0 citations
Publisher
DOI
10.4028/3-908158-03-6.188

Related papers

An SFQ-based high-performance packet switch for next-generation high-end routers

Shinichi Yorozu, Y. Kameda, Shuichi Tahara

Physica C Superconductivity•Aug 1, 2001•1 citation

Design and component test of RSFQ packet decoders for shift register memories

K. Fujiwara, H. Hoshina, Junichi Koshiyama +1 more

Physica C Superconductivity•Oct 1, 2002•10 citations

Design and partial implementation of RSFQ-based Batcher-Banyan switch and support tools

Dmitry Y. Zinoviev

•Mar 17, 1998•2 citations

Progress of RSFQ High Performance Packet Switch

Shinichi Yorozu, Yoshihito Hashimoto, 義男 亀田 +1 more

Internet traffic loads are increasing. Sustaining packet switching throughput of a core node will be difficult. A major reason for this is power consumption and packaging volume. As long as we use only current semiconductor technology, the switching capacity will be limited. Rapid single flux quantum (RSFQ) superconducting technology can overcome such difficulties because of high-speed operation and low-power consumption characteristics. A superconducting wiring also enables high-speed inter-chip communication. We report on progress on packet switch circuit implementation and cryo-cooled packaging for a RSFQ packet switch system. In addition, we discuss a possible packet switch architecture over 100 Tbps that uses RSFQ technology.

Advances in science and technology•Oct 1, 2006•0 citations

High-speed rapid single-flux-quantum (RSFQ) Batcher-banyan switching core

Dmitry Y. Zinoviev

We have carried out a paper feasibility study of the implementation of most common packet switching cores (crossbar, Batcher-banyan, time-division shared bus, and token ring) using the superconductor rapid single flux quantum (RSFQ) digital technology. According to our estimates, the best performance-to-complexity ratio may be obtained for the Batcher-banyan network. For example, a 128 by 128 switching core with self-routing (but without address translation, contention resolution, and broadcast features), consisting of about 180,000 Josephson junctions with the internal clock frequency of 60 GHz could handle a workload of 7.5 Tbps. This core could fit on a single 1 cm by 1 cm chip and dissipate as low as 45 mW. The estimated parameters are achievable using a simple 1.5-micrometer niobium- trilayer technology.

Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE•Nov 4, 1996•1 citation

Ultimate performance of the RSFQ logic circuits

Microelectronics Journal•May 1, 1988•4 citations
Internet traffic loads are increasing. Sustaining packet switching throughput of a core node will be difficult. A major reason for this is power consumption and packaging volume. As long as we use only current semiconductor technology, the switching capacity will be limited. Rapid single flux quantum (RSFQ) superconducting technology can overcome such difficulties because of high-speed operation and low-power consumption characteristics. A superconducting wiring also enables high-speed inter-chip communication. We report on progress on packet switch circuit implementation and cryo-cooled packaging for a RSFQ packet switch system. In addition, we discuss a possible packet switch architecture over 100 Tbps that uses RSFQ technology.
We have carried out a paper feasibility study of the implementation of most common packet switching cores (crossbar, Batcher-banyan, time-division shared bus, and token ring) using the superconductor rapid single flux quantum (RSFQ) digital technology. According to our estimates, the best performance-to-complexity ratio may be obtained for the Batcher-banyan network. For example, a 128 by 128 switching core with self-routing (but without address translation, contention resolution, and broadcast features), consisting of about 180,000 Josephson junctions with the internal clock frequency of 60 GHz could handle a workload of 7.5 Tbps. This core could fit on a single 1 cm by 1 cm chip and dissipate as low as 45 mW. The estimated parameters are achievable using a simple 1.5-micrometer niobium- trilayer technology.