Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Physica C Superconductivity

An SFQ-based high-performance packet switch for next-generation high-end routers

Shinichi Yorozu, Y. Kameda, Shuichi Tahara

Published Aug 1, 2001• 1 citation
Publisher
DOI
10.1016/s0921-4534(01)00537-8

Related papers

A Single Flux Quantum (SFQ) Packet Swith Unit towards Scalable Non-blocking Router

Shinichi Yorozu, 義男 亀田, Shuichi Tahara

IEICE Transactions on Electronics•Mar 1, 2002•0 citations

Sate-of-the-art IP switching router architecture using SFQ technology

Noriharu Miyaho, Kazunori Miyahara, A. Yamazaki

Physica C Superconductivity•Jul 19, 2006•4 citations

Application of single flux quantum technology to a next-generation photonic packet switch core

Shinichi Yorozu, Hiroaki Harai, Y. Kameda +2 more

Physica C Superconductivity•Jun 3, 2004•0 citations

Progress of RSFQ High Performance Packet Switch

Shinichi Yorozu, Yoshihito Hashimoto, 義男 亀田 +1 more

Advances in science and technology•Oct 1, 2006•0 citations

High-speed Operation of a Single-Flux-Quantum (SFQ) Cross/bar Switch up to 35 GHz

義男 亀田, Shinichi Yorozu, Hirotaka Terai +1 more

International Conference on Solid State Devices and Materials (SSDM)•Sep 18, 2002•0 citations

Single flux quantum packet switch circuits for large-scale communication systems

Shinichi Yorozu, Y. Kameda, Y. Hashimoto +1 more

Large-scale telecommunication systems in the larger nationwide network of the next decade will require routers having a packet switching throughput capacity of over several-tens Tbps. In such future high-end routers, the packet switch, which is the biggest bottleneck of the router, will need higher processing speeds than semiconductor devices. In this paper, we describe an SFQ packet switch architecture that is used in the internal speed-up Banyan network. According to the architecture we have designed and demonstrated a deep-pipelined 2/spl times/2 packet switch logic circuit, which is the key element in a packet switch, by applying two technological advances regarding design methodology and packaging. This circuit is among the largest SFQ random logic circuits yet reported.

IEEE Transactions on Applied Superconductivity•Jun 1, 2003•7 citations
Large-scale telecommunication systems in the larger nationwide network of the next decade will require routers having a packet switching throughput capacity of over several-tens Tbps. In such future high-end routers, the packet switch, which is the biggest bottleneck of the router, will need higher processing speeds than semiconductor devices. In this paper, we describe an SFQ packet switch architecture that is used in the internal speed-up Banyan network. According to the architecture we have designed and demonstrated a deep-pipelined 2/spl times/2 packet switch logic circuit, which is the key element in a packet switch, by applying two technological advances regarding design methodology and packaging. This circuit is among the largest SFQ random logic circuits yet reported.