Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

International Journal of Theoretical Physics

Optimal Designs of Reversible/Quantum Decoder Circuit Using New Quantum Gates

Ayyoub Slimani, Achour Benslama, Neeraj Kumar Misra

Published Mar 1, 2022• 11 citations
Publisher
DOI
10.1007/s10773-022-05017-w

Related papers

Design and analysis of 3 × 3 reversible quantum gates

Hilal Ahmad Bhat, Farooq Ahmad Khanday, Brajesh Kumar Kaushik +1 more

Journal of Computational Electronics•Dec 27, 2022•5 citations

The Quantum Cost Optimized Design of 2:4 Decoder Using the New Reversible Logic Block

Heranmoy Maity, Arindam Biswas, Arup K. Bhattacharjee +1 more

Aim and Objective: This paper presents the quantum cost, garbage output, constant input and number of reversible gate optimized 2:4 decoder using 4×4 new reversible logic gate which is named as reversible decoder block or RD block. Method: The proposed block is implemented with a quantum circuit and quantum cost of the proposed RD block is 8. The proposed decoder can be designed using only one new proposed block. Results and Conclusion: The quantum cost, garbage output, constant input and gate number of the proposed 2:4 decoder is 9, 0, 2 and 1 which is better w.r.t previously reported work. The improvement % of quantum cost, garbage output, constant input and number of gates are 12.5 – 77.148 %, 100 %, 33.33 – 75 % and 0 – 85.71%.

Micro and Nanosystems•Sep 17, 2019•7 citations

Quantum Circuit Designs for Gate Model Quantum Computers

László Gyöngyösi, Sándor Imre

Bulletin of the American Physical Society•Mar 5, 2018•0 citations

The Quantum Cost, Garbage Outputs and Constant Input Optimized Implementation of 2:4 Decoder Using Peres Gate

Heranmoy Maity, Arindam Biswas, Anup Kr. Bhattacharjee +1 more

This paper presents the quantum cost (QC), garbage output (GO) and constant input (CI) optimized 2:4 decoder using reversible logic gate. The proposed reversible circuit is design using existing reversible logic gate, such as reversible NOT gate, Feynman gate and Peres gate. The proposed decoder can be design using one Peres gate, one NOT gate and four Feynman gate. The QC, GO and CI of the proposed 2:4 decoder is 9, 0 and 2. Which is better w.r.t previously reported work. This is the first reversible 2:4 decoder circuit, which has `0' garbage output. The improvement % of QC, GO and CI are 0 - 74.28 %, 100 % and 33.33 - 75 %.

Devices for Integrated Circuit (DevIC)•Mar 1, 2019•6 citations

Design of n to 2n quantum reversible decoder using Modified Toffoli gate

Sujit Biswas, Rajat Subhra Goswami

Abstract Decoder is a combinational logic circuit; it changes a code into a collection of signals. Decoder is incredibly important circuit employed in combinational logic. Reversible logic may be a new research area due to its reduction in power dissipation and lots of researchers proposed differing types of approaches to construct a quantum reversible decoder. In this paper we tried to design n to 2n reversible decoder using modified TOFFOLI reversible logic gates. We proposed 1 to 21, 2 to 22 and 3 to 23, 4 to 24 and 5 to 25 reversible decoder and analyzed its lead in respect of quantum cost and garbage output. We tried to propose an algorithm that helps to design n to 2n reversible decoder. All circuit of the decoder are tested by using IBM Quantum Experience circuit composer.

•Jun 16, 2023•0 citations

Quantum Logic Circuits for Reversible Structures

Anas N. Al‐Rabadi

Springer eBooks•Jan 1, 2004•0 citations
Aim and Objective: This paper presents the quantum cost, garbage output, constant input and number of reversible gate optimized 2:4 decoder using 4×4 new reversible logic gate which is named as reversible decoder block or RD block. Method: The proposed block is implemented with a quantum circuit and quantum cost of the proposed RD block is 8. The proposed decoder can be designed using only one new proposed block. Results and Conclusion: The quantum cost, garbage output, constant input and gate number of the proposed 2:4 decoder is 9, 0, 2 and 1 which is better w.r.t previously reported work. The improvement % of quantum cost, garbage output, constant input and number of gates are 12.5 – 77.148 %, 100 %, 33.33 – 75 % and 0 – 85.71%.
This paper presents the quantum cost (QC), garbage output (GO) and constant input (CI) optimized 2:4 decoder using reversible logic gate. The proposed reversible circuit is design using existing reversible logic gate, such as reversible NOT gate, Feynman gate and Peres gate. The proposed decoder can be design using one Peres gate, one NOT gate and four Feynman gate. The QC, GO and CI of the proposed 2:4 decoder is 9, 0 and 2. Which is better w.r.t previously reported work. This is the first reversible 2:4 decoder circuit, which has `0' garbage output. The improvement % of QC, GO and CI are 0 - 74.28 %, 100 % and 33.33 - 75 %.
Abstract Decoder is a combinational logic circuit; it changes a code into a collection of signals. Decoder is incredibly important circuit employed in combinational logic. Reversible logic may be a new research area due to its reduction in power dissipation and lots of researchers proposed differing types of approaches to construct a quantum reversible decoder. In this paper we tried to design n to 2n reversible decoder using modified TOFFOLI reversible logic gates. We proposed 1 to 21, 2 to 22 and 3 to 23, 4 to 24 and 5 to 25 reversible decoder and analyzed its lead in respect of quantum cost and garbage output. We tried to propose an algorithm that helps to design n to 2n reversible decoder. All circuit of the decoder are tested by using IBM Quantum Experience circuit composer.