Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Bulletin of the American Physical Society

Micro-architecture of quantum information processor using planer packaging

Hiroto Mukai, Keiichi Sakata, Simon J. Devitt, Anton Frisk Kockum, Rui Wang, Yu Zhou, Yukito Nakajima, Franco Nori, Jaw-Shen Tsai

Published Mar 15, 2021• 0 citations
OpenAlex

Related papers

Micro-architectures of Quantum Information Processor

Mukai Hiroto, ムカイ ヒロト, Mukai Hiroto

•Mar 18, 2021•0 citations

Scalable architecture for a room temperature solid-state quantum information processor

Norman Y. Yao, Liang Jiang, Alexey Vyacheslavovich Gorshkov +4 more

arXiv:1012.2864•Nature Communications•Apr 24, 2012•250 citations

Scalable architecture for quantum information processing with atoms in optical micro-structures

Malte Schlosser, Sascha Tichelmann, Jens Kruse +1 more

arXiv:1108.5136•Quantum Information Processing•Sep 14, 2011•60 citations

An architecture of quantum CPU

Víctor H. Téllez, Antonio Campero, Cristina Iuga +1 more

•May 20, 2007•0 citations

Design and Operation of Wafer-Scale Packages Containing >500 Superconducting Qubits

Oscar W. Kennedy, Waqas Ahmad, Robert Armstrong +14 more

Packages capable of supporting large arrays of high-coherence superconducting qubits are vital for the realisation of fault-tolerant quantum computers and the necessary high-throughput metrology required to optimise fabrication and manufacturing processes. We present a wafer-scale packaging architecture supporting over 500 qubits on a single 3-inch die. The package is engineered to suppress parasitic RF modes, and to mitigate material loss through simulation-informed design while managing differential thermal contraction to ensure robust operation at millikelvin temperatures. System-level heat-load calculations from a large wiring payload show this package may be operated in commercial dilution refrigerators. Measurements of the qubits loaded into the package show median $T_1$, $T_{2e} \sim 100~μ$s ($\sim$100 qubits) alongside readout with median fidelity of 97.5% (54 qubits) and a median qubit temperature of 36 mK (54 qubits). These results validate the performance of these packages and demonstrate that large-scale integration can be achieved without compromising device performance. Finally, we highlight the utility of these packages as a tool for high throughput feedback on qubit figures of merit over large sample sizes, allowing identification of performance outliers in the tails of the coherence distribution, a critical capability for informing fabrication and manufacture of high-quality quantum qubits and quantum processors.

quant-pharXiv:2602.12773•Feb 16, 2026•0 citations

High coherence plane breaking packaging for superconducting qubits

Nicholas T. Bronn, Vivekananda P Adiga, Salvatore B Olivadese +3 more

We demonstrate a pogo pin package for a superconducting quantum processor specifically designed with a nontrivial layout topology (e.g., a center qubit that cannot be accessed from the sides of the chip). Two experiments on two nominally identical superconducting quantum processors in pogo packages, which use commercially available parts and require modest machining tolerances, are performed at low temperature (10 mK) in a dilution refrigerator and both found to behave comparably to processors in standard planar packages with wirebonds where control and readout signals come in from the edges. Single- and two-qubit gate errors are also characterized via randomized benchmarking, exhibiting similar error rates as in standard packages, opening the possibility of integrating pogo pin packaging with extensible qubit architectures.

arXiv:1709.02402•Quantum Science and Technology•Jan 9, 2018•44 citations
Packages capable of supporting large arrays of high-coherence superconducting qubits are vital for the realisation of fault-tolerant quantum computers and the necessary high-throughput metrology required to optimise fabrication and manufacturing processes. We present a wafer-scale packaging architecture supporting over 500 qubits on a single 3-inch die. The package is engineered to suppress parasitic RF modes, and to mitigate material loss through simulation-informed design while managing differential thermal contraction to ensure robust operation at millikelvin temperatures. System-level heat-load calculations from a large wiring payload show this package may be operated in commercial dilution refrigerators. Measurements of the qubits loaded into the package show median T1T_1T1​, T2e∼100 μT_{2e} \sim 100~μT2e​∼100 μs ($\sim$100 qubits) alongside readout with median fidelity of 97.5% (54 qubits) and a median qubit temperature of 36 mK (54 qubits). These results validate the performance of these packages and demonstrate that large-scale integration can be achieved without compromising device performance. Finally, we highlight the utility of these packages as a tool for high throughput feedback on qubit figures of merit over large sample sizes, allowing identification of performance outliers in the tails of the coherence distribution, a critical capability for informing fabrication and manufacture of high-quality quantum qubits and quantum processors.
We demonstrate a pogo pin package for a superconducting quantum processor specifically designed with a nontrivial layout topology (e.g., a center qubit that cannot be accessed from the sides of the chip). Two experiments on two nominally identical superconducting quantum processors in pogo packages, which use commercially available parts and require modest machining tolerances, are performed at low temperature (10 mK) in a dilution refrigerator and both found to behave comparably to processors in standard planar packages with wirebonds where control and readout signals come in from the edges. Single- and two-qubit gate errors are also characterized via randomized benchmarking, exhibiting similar error rates as in standard packages, opening the possibility of integrating pogo pin packaging with extensible qubit architectures.