Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Journal of Circuits Systems and Computers

Design of Quantum Cost, Garbage Output and Delay Optimized BCD to Excess-3 and 2’s Complement Code Converter

Heranmoy Maity, Arijit Kumar Barik, Arindam Biswas, Anup Kumar Bhattacharjee, Anita Pal

Published Feb 14, 2018• 16 citations
Publisher

Abstract

In this paper, we have proposed a new reversible logic gate (NG) and also the quantum cost (QC), garbage outputs, delay optimized reversible combinational logic circuits such as four bit 2’s complement code converter circuit, BCD to Excess-3 code converter using reversible logic gate. The proposed NG is used to design a four bit 2’s complement code converter circuit, BCD to Excess-3 code converter and realization of different logic functions such as NOT, AND, NAND, OR, NOR, XOR, NXOR. The proposed (new reversible logic) gate is represented by quantum implementation. The proposed work is verified by Xilinx-ISE simulator software and others logic circuits are also verified. The QC of proposed gate is 5. The QC of four bit 2’s complement code converter and BCD to Excess-3 code converter are 11 and 14 which are better with respect to previous reported results.

DOI
10.1142/s0218126618501840

Related papers

Design of BCD to Excess-3 code converter circuit with optimized quantum cost, garbage output and constant input using reversible gate

Heranmoy Maity, Arindam Biswas, Anita Pal +1 more

In this paper, we have proposed the optimized BCD to Excess-3 code converter using reversible logic gate. BCD to Excess-3 code can be generated by adding “0011” to BCD number, but in the proposed work, addition is not required. The proposed reversible circuit can be designed using peres gate, Feynman gate and NOT gate optimized quantum cost, garbage output and constant input. The quantum cost (QC), garbage output and constant input of proposed reversible BCD to Excess-3 code converter are respectively 14, 1 and 1 which is better with respect to previously reported results. The improvement is, respectively 0–65%, 66.66–91.66% and 66.66–87.5%.

International Journal of Quantum Information•Oct 1, 2018•8 citations

Design of Quantum Cost and Delay Optimized Code Converter Using New Reversible Quantum Circuit Block (QCB)

Heranmoy Maity, Sudipta Banerjee, Raton Mistry +8 more

Background: In this article, we have proposed a new reversible quantum circuit block along with the quantum cost (QC), constant input (CI), garbage output (GO) and delay optimized code converterusing quantum circuit block. Method: Initially, new quantum circuit block has been designed and later reversible code converter circuits have been implemented using it. The proposed new quantum blockused to design 2’s complement code converter (2SCCC), cost efficient BCD to Excess-3 code converter (BECC) and can also be used to implement different logic functions. The QC of proposed quantum circuit block is 8. The QC and delay of the proposed 2SCCC is 8 and 1 respectively. Similarly, the QC and delay of the proposed BECC is 11 and 2 respectively. The proposed cost efficient BECC is designed using two NOT gate, one Feynman gate and one new quantum circuit block with QC is 11. Results: The improvement of QC for 2SCCC and BECC are 27.27 % and 21.43% respectively. The improvement of delay for 2SCCC and BECC are 66.67% and 50% respectively compared with respect to the latest reported results. Conclusion: So the improvement of QC and delay are very high using QCB.

Micro and Nanosystems•May 2, 2020•3 citations

Design of Reversible Combinational Circuits Using New Reversible Logic Gate

1 Dept. of ECE, NSHM Knowledge Campus Durgapur, Durgapur, W.B, India, Heranmoy Maity, Arindam Biswas +2 more

In this paper the authors have proposed a new 3×3 reversible gate and also proposed the reversible combinational logic circuits with better optimized quantum cost, garbage outputs and delay.The proposed new reversible logic gate is used to design of reversible 1-bit comparator circuit and realization of different logic functions such as NOT, AND, NAND, OR, NOR, XOR, NXOR.The proposed new reversible logic gate is represented by quantum implementation.The quantum cost of proposed gate is 4. The quantum cost, garbage output and delay of proposed reversible 1-bit comparator circuit are 6 which is better w. r. t. previously reported results.

Journal of Engineering Science and Technology Review•Oct 1, 2018•6 citations

Quantum Cost Optimized Design of Reversible 2's Complement Code Converter

Heranmoy Maity, Arindam Biswas, Anita Pal +1 more

In this paper, we have proposed a quantum cost optimized reversible 2's complement code converter (2SCCC) circuit using existing reversible logic gate. First, we have design a reversible controlled inverter using Feynman gate and then we have design the proposed code converter (2SCCC) circuit using Feynman gate and Peres gate. Finally, we have proposed the design of quantum cost optimized reversible 2's complement code converter. The quantum cost (QC), garbage output (GO), delay and constant input (CI) of the proposed 2's complement code converter circuits are 11, 1, 7 and 1 which is better w. r. t. previously reported results. The improvement % of quantum cost, garbage outputs, delay and constant inputs are 26.66 - 60.71 %, 0 - 92.3 %, 25 - 57.14 % and 0 - 83.33 %.

2018 IEEE Electron Devices Kolkata Conference (EDKCON)•Nov 1, 2018•3 citations

Implementation of the Quantum BCD-to-Excess-3 Code Converter using New Quantum Reversible Circuit Block

Parna Kundu, Heranmoy Maity, Aritra Bhowmik +1 more

In this article, a new quantum reversible circuit or QRC block has been proposed to implement the quantum BCD-to-Excess-3 code converter using Qiskit, which is used to convert quantum BCD code to Excess-3 code. The proposed quantum BCD-to-Excess-3 or QBEC is most important for quantum information processing. It can be used for quantum cryptography, quantum communication etc. The proposed new quantum reversible circuit is also used to realize the different logic functions such as OR, XOR, XNOR, NOR, NAND, NOT and other logic functions. The proposed QRC is represented by quantum implementation with quantum cost 8. The QRC is implemented and verified using IBM Qiskit. The quantum cost, garbage output and delay of the QBEC converter circuit are 8, 1 and 1. The improvement % of quantum cost and delay w.r.t. previously reported results are 27.27% and 50% respectively.

Devices for Integrated Circuit (DevIC)•Apr 7, 2023•1 citation

Design and implementations of new reversible 7’s and 8’s complement code converter for quantum computations

Heranmoy Maity, Gopal Kumar Gupta, Bidrohi Bhattacharjee +3 more

Quantum computing is an extremely promising domain in engineering and technology, primarily because it offers low power consumption and high-speed operation. In this article, the authors proposed the new reversible 7’s and 8’s complement code converter (C-CC) using reversible NOT and Peres gate (PG). The reversible 7’s C-CC designed using only three reversible NOT gates. The Quantum cost (QC), Constant Input (CI), garbage output (GO) and Delay are 3, 0, 0 and 1 respectively. The 8’s C-CC can be designed by adding extra ‘1’ with 7’s Complement code. The 8’s C-CC designed using only one PG and four reversible NOT gates. The QC, CI, GO and delay of the proposed 8’s C-CC is 8, 0, 0 and 1 respectively. The proposed work is verified using IBM Qiskit simulator.

AIP conference proceedings•Jan 1, 2024•13 citations
In this paper, we have proposed a new reversible logic gate (NG) and also the quantum cost (QC), garbage outputs, delay optimized reversible combinational logic circuits such as four bit 2’s complement code converter circuit, BCD to Excess-3 code converter using reversible logic gate. The proposed NG is used to design a four bit 2’s complement code converter circuit, BCD to Excess-3 code converter and realization of different logic functions such as NOT, AND, NAND, OR, NOR, XOR, NXOR. The proposed (new reversible logic) gate is represented by quantum implementation. The proposed work is verified by Xilinx-ISE simulator software and others logic circuits are also verified. The QC of proposed gate is 5. The QC of four bit 2’s complement code converter and BCD to Excess-3 code converter are 11 and 14 which are better with respect to previous reported results.
In this paper, we have proposed the optimized BCD to Excess-3 code converter using reversible logic gate. BCD to Excess-3 code can be generated by adding “0011” to BCD number, but in the proposed work, addition is not required. The proposed reversible circuit can be designed using peres gate, Feynman gate and NOT gate optimized quantum cost, garbage output and constant input. The quantum cost (QC), garbage output and constant input of proposed reversible BCD to Excess-3 code converter are respectively 14, 1 and 1 which is better with respect to previously reported results. The improvement is, respectively 0–65%, 66.66–91.66% and 66.66–87.5%.
Background: In this article, we have proposed a new reversible quantum circuit block along with the quantum cost (QC), constant input (CI), garbage output (GO) and delay optimized code converterusing quantum circuit block. Method: Initially, new quantum circuit block has been designed and later reversible code converter circuits have been implemented using it. The proposed new quantum blockused to design 2’s complement code converter (2SCCC), cost efficient BCD to Excess-3 code converter (BECC) and can also be used to implement different logic functions. The QC of proposed quantum circuit block is 8. The QC and delay of the proposed 2SCCC is 8 and 1 respectively. Similarly, the QC and delay of the proposed BECC is 11 and 2 respectively. The proposed cost efficient BECC is designed using two NOT gate, one Feynman gate and one new quantum circuit block with QC is 11. Results: The improvement of QC for 2SCCC and BECC are 27.27 % and 21.43% respectively. The improvement of delay for 2SCCC and BECC are 66.67% and 50% respectively compared with respect to the latest reported results. Conclusion: So the improvement of QC and delay are very high using QCB.
In this paper the authors have proposed a new 3×3 reversible gate and also proposed the reversible combinational logic circuits with better optimized quantum cost, garbage outputs and delay.The proposed new reversible logic gate is used to design of reversible 1-bit comparator circuit and realization of different logic functions such as NOT, AND, NAND, OR, NOR, XOR, NXOR.The proposed new reversible logic gate is represented by quantum implementation.The quantum cost of proposed gate is 4. The quantum cost, garbage output and delay of proposed reversible 1-bit comparator circuit are 6 which is better w. r. t. previously reported results.
In this paper, we have proposed a quantum cost optimized reversible 2's complement code converter (2SCCC) circuit using existing reversible logic gate. First, we have design a reversible controlled inverter using Feynman gate and then we have design the proposed code converter (2SCCC) circuit using Feynman gate and Peres gate. Finally, we have proposed the design of quantum cost optimized reversible 2's complement code converter. The quantum cost (QC), garbage output (GO), delay and constant input (CI) of the proposed 2's complement code converter circuits are 11, 1, 7 and 1 which is better w. r. t. previously reported results. The improvement % of quantum cost, garbage outputs, delay and constant inputs are 26.66 - 60.71 %, 0 - 92.3 %, 25 - 57.14 % and 0 - 83.33 %.
In this article, a new quantum reversible circuit or QRC block has been proposed to implement the quantum BCD-to-Excess-3 code converter using Qiskit, which is used to convert quantum BCD code to Excess-3 code. The proposed quantum BCD-to-Excess-3 or QBEC is most important for quantum information processing. It can be used for quantum cryptography, quantum communication etc. The proposed new quantum reversible circuit is also used to realize the different logic functions such as OR, XOR, XNOR, NOR, NAND, NOT and other logic functions. The proposed QRC is represented by quantum implementation with quantum cost 8. The QRC is implemented and verified using IBM Qiskit. The quantum cost, garbage output and delay of the QBEC converter circuit are 8, 1 and 1. The improvement % of quantum cost and delay w.r.t. previously reported results are 27.27% and 50% respectively.
Quantum computing is an extremely promising domain in engineering and technology, primarily because it offers low power consumption and high-speed operation. In this article, the authors proposed the new reversible 7’s and 8’s complement code converter (C-CC) using reversible NOT and Peres gate (PG). The reversible 7’s C-CC designed using only three reversible NOT gates. The Quantum cost (QC), Constant Input (CI), garbage output (GO) and Delay are 3, 0, 0 and 1 respectively. The 8’s C-CC can be designed by adding extra ‘1’ with 7’s Complement code. The 8’s C-CC designed using only one PG and four reversible NOT gates. The QC, CI, GO and delay of the proposed 8’s C-CC is 8, 0, 0 and 1 respectively. The proposed work is verified using IBM Qiskit simulator.