Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Chinese Physics Letters

An Optimum Method for a Grooved 2D Planar Ion Trap Design

Wei-Bang Ji, Jinyin Wan, Hua-Dong Cheng, Liang Liu

Published Jul 1, 2011• 3 citations
Publisher

Abstract

We investigate an effective grooved 2D ion chip design and optimize the ratio between the size of the rf electrodes and the groove. We calculate the optimal size of the groove using the analytical model, which was introduced by House, and the optimum result is obtained. We also obtain the simulated scattering points with the finite element analysis method. The analytical curve and simulated scattering points are coincident with each other. It is shown that this analytical model also fits for the grooved planar ion chip. Thus the optimum grooved 2D planar ion chip design could be obtained. It is effective for scalable quantum information processing.

DOI
10.1088/0256-307x/28/7/073701

Related papers

A grooved planar ion trap design for scalable quantum information processing

Wei-Bang Ji, Jinyin Wan, Hua-Dong Cheng +1 more

We describe a new electrode design for a grooved surface-electrode ion trap, which is fabricated in printed-circuit-board technology with segmented electrodes. This design allows a laser beam to get through the central groove to avoid optical access blocking and laser scattering from the ion trap surface. The confining potentials are modeled both analytically and numerically. We optimize the radio frequency (rf) electrodes and dc electrodes to achieve the maximum trap depth for a given ion height above the trap electrodes. We also compare our design with the reality ion chip MI I for practical considerations. Comparison results show that our design is superior to MI I. This ion trap design may form the basis for large scale quantum computers or parallel quadrupole mass spectrometers.

Chinese Physics B•Jun 1, 2012•2 citations

Planar ion chip design for scalable quantum information processing

Jinyin Wan, Wang Yu-Zhu, Liang Liu

We investigate a planar ion chip design with a two-dimensional array of linear ion traps for scalable quantum information processing. Qubits are formed from the internal electronic states of trapped 40 Ca + ions. The segmented electrodes reside in a single plane on a substrate and a grounded metal plate separately, a combination of appropriate rf and DC potentials is applied to them for stable ion confinement. Every two adjacent electrodes can generate a linear ion trap in and between the electrodes above the chip at a distance dependent on the geometrical scale and other considerations. The potential distributions are calculated by using a static electric field qualitatively. This architecture provides a conceptually simple avenue to achieving the microfabrication and large-scale quantum computation based on the arrays of trapped ions.

Chinese Physics B•Oct 1, 2008•4 citations

TWO-DIMENSIONAL ARRAY OF ION TRAPS ON A PLANAR CHIP

Jinyin Wan, Yuzhu Wang, Liang Liu

We investigate a planar ion chip design with a two-dimensional array of linear ion traps for the scalable quantum information processor. The segmented electrodes reside in a single plane on a substrate and a grounded metal plate, a combination of appropriate rf and DC potentials are applied to them for stable ion confinement, and the trap axes are located above the surface at a distance controlled by the electrodes' lateral extent and the substrate's height as discussed. The potential distributions are calculated using static electric field qualitatively. This architecture is conceptually simple and many current microfabrication techniques are feasible for the basic structure. It may provide a promising route for scalable quantum computers.

Modern Physics Letters B•Jan 10, 2009•1 citation

Semi-analytical model for quasi-double-layer surface electrode ion traps

Jian Zhang, Shuming Chen, Yaohua Wang

To realize scale quantum processors, the surface-electrode ion trap is an effective scaling approach, including single-layer, double-layer, and quasi-double-layer traps. To calculate critical trap parameters such as the trap center and trap depth, the finite element method (FEM) simulation was widely used, however, it is always time consuming. Moreover, the FEM simulation is also incapable of exhibiting the direct relationship between the geometry dimension and these parameters. To eliminate the problems above, House and Madsen et al. have respectively provided analytic models for single-layer traps and double-layer traps. In this paper, we propose a semi-analytical model for quasi-double-layer traps. This model can be applied to calculate the important parameters above of the ion trap in the trap design process. With this model, we can quickly and precisely find the optimum geometry design for trap electrodes in various cases.

Chinese Physics B•Nov 1, 2016•2 citations

Guidelines for Designing Surface Ion Traps Using the Boundary Element Method

Seokjun Hong, Minjae Lee, Hongjin Cheon +2 more

Ion traps can provide both physical implementation of quantum information processing and direct observation of quantum systems. Recently, surface ion traps have been developed using microfabrication technologies and are considered to be a promising platform for scalable quantum devices. This paper presents detailed guidelines for designing the electrodes of surface ion traps. First, we define and explain the key specifications including trap depth, q-parameter, secular frequency, and ion height. Then, we present a numerical-simulation-based design procedure, which involves determining the basic assumptions, determining the shape and size of the chip, designing the dimensions of the radio frequency (RF) electrode, and analyzing the direct current (DC) control voltages. As an example of this design procedure, we present a case study with tutorial-like explanations. The proposed design procedure can provide a practical guideline for designing the electrodes of surface ion traps.

Sensors•Apr 28, 2016•28 citations

Optimization of two-dimensional ion trap arrays for quantum simulation

James Siverns, Sebastian Weidt, Kim Lake +3 more

The optimization of two-dimensional (2D) lattice ion trap geometries for trapped ion quantum simulation is investigated. The geometry is optimized for the highest ratio of ion–ion interaction rate to decoherence rate. To calculate the electric field of such array geometries a numerical simulation based on a 'Biot–Savart like law' method is used. In this article we will focus on square, hexagonal and centre rectangular lattices for optimization. A method for maximizing the homogeneity of trapping site properties over an array is presented for arrays of a range of sizes. We show how both the polygon radii and separations scale to optimize the ratio between the interaction and decoherence rate. The optimal polygon radius and separation for a 2D lattice is found to be a function of the ratio between radio-frequency (rf) voltage and drive frequency applied to the array. We then provide a case study for 171 Yb + ions to show how a 2D quantum simulator array could be designed.

arXiv:1203.4277•New Journal of Physics•Aug 14, 2012•12 citations
We investigate an effective grooved 2D ion chip design and optimize the ratio between the size of the rf electrodes and the groove. We calculate the optimal size of the groove using the analytical model, which was introduced by House, and the optimum result is obtained. We also obtain the simulated scattering points with the finite element analysis method. The analytical curve and simulated scattering points are coincident with each other. It is shown that this analytical model also fits for the grooved planar ion chip. Thus the optimum grooved 2D planar ion chip design could be obtained. It is effective for scalable quantum information processing.
We describe a new electrode design for a grooved surface-electrode ion trap, which is fabricated in printed-circuit-board technology with segmented electrodes. This design allows a laser beam to get through the central groove to avoid optical access blocking and laser scattering from the ion trap surface. The confining potentials are modeled both analytically and numerically. We optimize the radio frequency (rf) electrodes and dc electrodes to achieve the maximum trap depth for a given ion height above the trap electrodes. We also compare our design with the reality ion chip MI I for practical considerations. Comparison results show that our design is superior to MI I. This ion trap design may form the basis for large scale quantum computers or parallel quadrupole mass spectrometers.
We investigate a planar ion chip design with a two-dimensional array of linear ion traps for scalable quantum information processing. Qubits are formed from the internal electronic states of trapped 40 Ca + ions. The segmented electrodes reside in a single plane on a substrate and a grounded metal plate separately, a combination of appropriate rf and DC potentials is applied to them for stable ion confinement. Every two adjacent electrodes can generate a linear ion trap in and between the electrodes above the chip at a distance dependent on the geometrical scale and other considerations. The potential distributions are calculated by using a static electric field qualitatively. This architecture provides a conceptually simple avenue to achieving the microfabrication and large-scale quantum computation based on the arrays of trapped ions.
We investigate a planar ion chip design with a two-dimensional array of linear ion traps for the scalable quantum information processor. The segmented electrodes reside in a single plane on a substrate and a grounded metal plate, a combination of appropriate rf and DC potentials are applied to them for stable ion confinement, and the trap axes are located above the surface at a distance controlled by the electrodes' lateral extent and the substrate's height as discussed. The potential distributions are calculated using static electric field qualitatively. This architecture is conceptually simple and many current microfabrication techniques are feasible for the basic structure. It may provide a promising route for scalable quantum computers.
To realize scale quantum processors, the surface-electrode ion trap is an effective scaling approach, including single-layer, double-layer, and quasi-double-layer traps. To calculate critical trap parameters such as the trap center and trap depth, the finite element method (FEM) simulation was widely used, however, it is always time consuming. Moreover, the FEM simulation is also incapable of exhibiting the direct relationship between the geometry dimension and these parameters. To eliminate the problems above, House and Madsen et al. have respectively provided analytic models for single-layer traps and double-layer traps. In this paper, we propose a semi-analytical model for quasi-double-layer traps. This model can be applied to calculate the important parameters above of the ion trap in the trap design process. With this model, we can quickly and precisely find the optimum geometry design for trap electrodes in various cases.
Ion traps can provide both physical implementation of quantum information processing and direct observation of quantum systems. Recently, surface ion traps have been developed using microfabrication technologies and are considered to be a promising platform for scalable quantum devices. This paper presents detailed guidelines for designing the electrodes of surface ion traps. First, we define and explain the key specifications including trap depth, q-parameter, secular frequency, and ion height. Then, we present a numerical-simulation-based design procedure, which involves determining the basic assumptions, determining the shape and size of the chip, designing the dimensions of the radio frequency (RF) electrode, and analyzing the direct current (DC) control voltages. As an example of this design procedure, we present a case study with tutorial-like explanations. The proposed design procedure can provide a practical guideline for designing the electrodes of surface ion traps.
The optimization of two-dimensional (2D) lattice ion trap geometries for trapped ion quantum simulation is investigated. The geometry is optimized for the highest ratio of ion–ion interaction rate to decoherence rate. To calculate the electric field of such array geometries a numerical simulation based on a 'Biot–Savart like law' method is used. In this article we will focus on square, hexagonal and centre rectangular lattices for optimization. A method for maximizing the homogeneity of trapping site properties over an array is presented for arrays of a range of sizes. We show how both the polygon radii and separations scale to optimize the ratio between the interaction and decoherence rate. The optimal polygon radius and separation for a 2D lattice is found to be a function of the ratio between radio-frequency (rf) voltage and drive frequency applied to the array. We then provide a case study for 171 Yb + ions to show how a 2D quantum simulator array could be designed.