IEEE Transactions on Applied Superconductivity

Conversion of a CMOS logic circuit design to an RSFQ design considering latching function of RSFQ logic gates

Nobutaka Kito, Kazuyoshi Takagi, Naofumi Takagi

Published Jan 1, 2014• 7 citations

Abstract

A method for converting a CMOS logic circuit design to an efficient RSFQ design, which minimizes the number of flip-flops during conversion, is proposed. In an RSFQ circuit, each data input terminal of a logic gate has latching function, and the function is enabled or disabled depending on the order of the arrivals of the data pulse and the corresponding clock pulse. The number of flip-flops is minimized by the use of the latching functions through arrangement of the order of pulse arrivals of each gate and also by circuit retiming. A conversion tool based on the proposed method has been developed. Conversion results of CMOS benchmark circuits show that most of the flip-flops in the circuits are eliminated by the proposed method. A 4-bit RSFQ processor was successfully designed by an existing CMOS design tool and the developed conversion tool.

DOI: 10.1109/tasc.2014.2378593

Related papers

Logic simulation tool for RSFQ circuits accepting arrivals of multiple pulses in a clock period

Nobutaka Kito, Shohei Udatsu, Kazuyoshi Takagi

Abstract A logic simulation tool for RSFQ circuits is proposed. It can treat RSFQ logic circuits containing signal lines accepting multiple pulses in a clock period. Logic circuits can be implemented in compact area by utilizing RSFQ specific gates and feeding multiple pulses into a gate input in a clock period. For treating circuits containing signal lines accepting multiple pulses in a clock period, a new description method is proposed. A logic simulation tool treating netlists described based on the proposed method was implemented. Examples of designs having signal lines accepting multiple pulses to be implemented in compact area are shown, and simulation results obtained with the tool are shown.

Journal of Physics Conference SeriesJul 1, 20200 citations

Compact Stochastic Computing Circuits Using the Latching Function of RSFQ Circuits for Computing Polynomials

Koki Wada, Nobutaka Kito

Abstract Stochastic computing (SC) is a method of expressing a numerical value by the appearance ratio of 1 in a bitstream to perform an operation. Rapid single flux quantum (RSFQ) circuits can handle SC naturally and operate at ultra-high speed. RSFQ SC circuits are suitable for applications tolerating error. This paper presents a design method of RSFQ SC circuits to calculate polynomials. Using the proposed design method, an internal circuit is designed to feed bitstreams of coefficients from bitstreams of constant to reduce large stochastic number generators. The method inserts storage elements to reduce correlations of signals, and thereby reduce the calculation error of the circuit. Additionally, it minimizes the number of inserted D flip-flops utilizing the latching function of gate inputs of RSFQ logic gates.

Journal of Physics Conference SeriesAug 1, 20221 citation

Conversion of Logic Gates in Netlists for Rapid Single Flux Quantum Circuits Utilizing Confluence of Pulses

Nobutaka Kito, Kazuyoshi Takagi, Naofumi Takagi

A conversion method of a netlist consisting of conventional logic gates for superconducting rapid single flux quantum (RSFQ) circuit realization is proposed. The method detects OR gates which can be replaced with confluence buffers (CBs) which converge their input pulses into their outputs. The detection problem of replaceable OR gates is treated as a SAT problem. Each OR gate requires clock input in RSFQ circuits. By replacing OR gates with CBs, wiring for clocking those OR gates are eliminated and the number of active devices known as Josephson junctions is reduced.

IPSJ Transactions on System and LSI Design MethodologyJan 1, 20194 citations

A Single-Clock Asynchronous Input COSL Set-Reset Flip-Flop and SFQ to Voltage State Interface

Coenrad Johann Fourie, Willem Jakobus Perold

Although published research in COSL has stagnated, it remains a useful logic family for interfacing the much faster RSFQ family to hot-logic circuits. COSL has always been plagued by the absence of latches, and previous attempts at implementing such latches were clumsy. A new COSL Set-Reset flip-flop is discussed here, and results shown. This asynchronous input latch, which can also be configured as a T flip-flop, can function on a single-phase clock. It was also adapted to convert SFQ output pulses from RSFQ logic circuits to voltage state levels that can be viewed on standard laboratory oscilloscopes. Due to the asynchronous nature of the inputs, the RSFQ-COSL converter is also more reliable than earlier DRO-to-COSL elements.

IEEE Transactions on Applied SuperconductivityJun 1, 20054 citations

Compound Logic Gates for Pipeline Depth Minimization in Single Flux Quantum Integrated Systems

Rassul Bairamkulov, Giovanni De Micheli

Superconductive electronics is a promising candidate for supplementing or replacing existing CMOS VLSI systems. Rapid single-flux quantum (RSFQ) is one of the most advanced superconductive technologies operating at tens of gigahertz while reducing the operating power by up to three orders of magnitude as compared to conventional semiconductor systems. Achieving VLSI complexity of RSFQ integrated systems, however remains an elusive task due to fundamental differences between RSFQ and CMOS technologies. Most RSFQ logic gates, such as NOT and XOR are sequential in nature. Compared to CMOS, the number of logical pipeline stages is prohibitively large, greatly complicating the design of complex systems. Furthermore, additional circuitry, such as splitters and path balancing flip flops, constitute a major overhead. In this paper, a gate compounding technique is presented to maximize the functionality achievable within a single clock cycle. The logic gates are decomposed into primitives that can be efficiently combined to evaluate complex expressions in a single clock cycle. Structures generated by gate compounding are not sensitive to signal arrival time, simplifying the system design process. The expressive power of SFQ logic is increased, allowing any two-input truth table to be implemented within a single clock cycle. A 4-bit carry lookahead adder (CLA) is implemented using compound gates, demonstrating smaller area, pipeline depth, and clock tree size.

ACM Great Lakes Symposium on VLSI (GLSVLSI)May 31, 20236 citations

On-chip picosecond delay measurement of RSFQ digital logic gates

DARREN K. BROCK, S.S. Martinet, Mark F. Bocko

Because RSFQ circuits are intended to operate at multi-GHz frequencies, a logical requirement for developing the technology is a method of accurately measuring the picosecond delays associated with individual logic circuits. A technique has been developed for on-chip measurements of such RSFQ gate delays. The central element in this scheme is a race between a path of calibrated variable delay and a path of unknown delay. Modification of the canonical RSFQ RS flip-flop circuit yields a multiple state destructive readout cell (MDRO), in which one can configure the number of flux quanta to be stored. This circuit has been experimentally verified for groups of two flux quanta. Used in concert with the confluence buffer, this scheme can provide the RSFQ designer with sub-picosecond pulse arrival delay information crucial for higher order circuit simulation. A detailed experimental process is presented from which this timing information can be extracted using basic low-speed measurement techniques.>

IEEE Transactions on Applied SuperconductivityJun 1, 19950 citations