Superconductor Science and Technology

Phase-locked operation of RSFQ ring oscillators

Cesar A. Mancini, Mark F. Bocko

Published Nov 1, 1999• 3 citations

Abstract

Ring oscillators are the traditional on-chip clock source for RSFQ mixed-signal and digital circuits. Their long-term frequency stability is essential for certain signal processing applications such as the sampling clock for an A/D converter or the output clock of a D/A converter. However conventional bias schemes lead to excessive drift in the frequency. Embedding the ring oscillator in a phase-locked loop (PLL) circuit allows it to inherit the frequency stability of an external reference source. An RSFQ circuit comprised of a ring oscillator, a divide-by-2 20 prescaler and a resynchronizer D flip-flop was fabricated using the standard 1 kA cm -2 niobium foundry service from Hypres. The circuit was stabilized using a low-frequency PLL with a bandwidth of 6 Hz. The output of the phase detector in the PLL was used to produce a feedback current that stabilized the frequency of the ring oscillator at around 8 GHz. The frequency spectrum of the RSFQ scaled oscillator output was measured in open- and closed-loop configurations. Compared to the open-loop phase noise spectrum the closed-loop spectrum showed a decrease of 30 dB of the oscillator phase noise at an offset of 1 Hz from the divided-down carrier frequency of 4.1 kHz. This agreed with the classical phase-locked loop model for the system. The long-term frequency drift of the RSFQ clock was determined by the stability of the oven-controlled quartz oscillator used as the reference in the PLL.

DOI: 10.1088/0953-2048/12/11/329

Related papers

A 50 GHz monolithic RSFQ digital phase locked loop

DARREN K. BROCK, Michael S. Pambianchi

HYPRES has developed a monolithic on-chip phase-locked loop (PLL) for the stabilizing and locking of the high-frequency output of an single flux quantum (SFQ) clock source, using rapid single flux quantum (RSFQ) logic family elements for phase detection and frequency detection. This PLL was successfully fabricated and operated as a 50 GHz clock phase-locked to a MHz frequency external source. We were able to employ a feedback loop filter to correct the voltage bias on the SFQ clock and compensate for the frequency fluctuations created by voltage noise in the bias and shunt resistors. This effort resulted is a stable SFQ clock which is tunable and phase-locked to an external signal of lower frequency, and which does not increase the heat load of a circuit. Moreover, in addition to high speed synchronized clock sources, this PLL can now be used to implement new and useful devices, such as phase demodulators and clock recovery circuits.

IEEE MTT-S International Microwave Symposium digestNov 7, 20027 citations

On-chip clock oscillator for high precision RSFQ applications

V. K. Kaplunenko

This paper discusses the possible modifications of the flux-flow oscillator, which is a part of an integrated receiver, for use as a precise clock oscillator in RSFQ circuits. At the price of losing tunability, the flux-flow oscillator can be used at resonance modes. To get higher clock rates, a parallel array of 20 identical under-damped Josephson junctions connected by superconducting micro-strip lines can also be used with an SIS mixer to form a phase-locked loop. The array shows a sharp resonance at 600 GHz, which can be used to make a precise on-chip clock. The linewidth of the emitted power of 150 kHz was estimated from the step differential resistance (free-run stability of 2.5 /spl middot/ 10/sup -7/). To convert frequency down to the desired level the array was matched to an over-damped pair of junctions, which form a precise frequency divider. The divider almost does not add any time jitter, thus the linewidth of 15 kHz can be achieved at 60 GHz. The clock stability can be improved by using an on-chip phase-locked-loop (PLL). The main part of the PLL is a phase detector, which can be based on an RSFQ Josephson sampler combined with an RSFQ fast counter. The suggested circuit probably could not compete with an SIS mixer, but significantly simplifies the circuit, and enables an on-chip RSFQ PLL closed by RSFQ frequency meter and DAC.

IEEE Transactions on Applied SuperconductivityJun 1, 20034 citations

Measurement of jitter in a long Josephson junction soliton oscillator clock source

Jonathan L. Habif, C.A. Mancini, Mark F. Bocko

Stability of Josephson junction clock sources can be a limiting factor in the operation of RSFQ digital and mixed signal circuits. We have developed techniques for the characterization of the short-term stability, i.e., the jitter, of Josephson junction clock sources, and in this paper we present measurements of the jitter for a long Josephson junction soliton oscillator clock. The output frequency of the soliton oscillator was prescaled by using a chain of T flip-flops and using a current bias feedback the oscillator was phase locked to a stable room temperature RP source. Phase noise spectra of the clock signal were measured at the successive stages of the T flip-flop chain and interpreted to infer the cycle-to-cycle jitter of the soliton oscillator. The jitter at the output of the soliton oscillator was measured to be 60 fs at a frequency of 26 GHz, or 0.16% of the period of the clock.

IEEE Transactions on Applied SuperconductivityMar 1, 20015 citations

Short-term frequency stability of RSFQ ring oscillators

C.A. Mancini, Mark F. Bocko

The temporal stability of the clock signal has a profound effect on the performance of synchronous RSFQ digital systems. Short-term clock fluctuations, or clock jitter, can severely degrade system performance due to the hazard of timing constraint violations. Successful large-scale RSFQ digital systems will require highly stable multi-Gigahertz on-chip clock sources. To meet this need, methods for characterizing and measuring the short-term stability of such sources are required. In this paper we identify the relevant figure of merit to characterize and compare various clocks: the cycle-to-cycle standard deviation of the clock periods. We have developed experimental techniques for the measurement of this figure of merit and applied it to the characterization of an RSFQ ring oscillator. The experimental results are compared with results from a stochastic circuit simulator. We determined the value of jitter to be 1.52% at 10 GHz.

IEEE Transactions on Applied SuperconductivityJun 1, 19999 citations

Design of an RSFQ All-Digital Phase Locked Loop with a Time-to-Digital Converter

Daiki Fukuyo, Hiroshi Shimada, Yoshinao Mizugaki

Abstract This paper presents a new method for implementing an All-Digital Phase-Locked Loop (ADPLL) using rapid single flux quantum (RSFQ) circuit technology. The ADPLL consists of a digitally controlled oscillator (DCO), a time-to-digital converter (TDC), a proportional-differential (PD) controller, a DCO controller, and a frequency divider. The DCO is based on a ring oscillator with newly designed tunable delay Josephson transmission line (TDJTL) cells in series. Verilog simulations of the ADPLL demonstrate improved performance with the integration of the TDC and PD controller. In comparison with the configuration without the TDC, the new ADPLL configuration realizes a 54% reduction in the variation of the DCO oscillation period. This reduction in frequency variation makes the ADPLL particularly well-suited for applications requiring highly accurate frequency sources, such as transmon qubit control.

Journal of Physics Conference SeriesJul 1, 20250 citations

Short-term frequency stability of clock generators for multigigahertz rapid-single-flux quantum digital circuits

C.A. Mancini, Mark F. Bocko

Superconducting digital systems based on Josephson junctions have generally used a synchronous timing strategy. A master clock signal is used to delimit a data window during which the system changes state and data is transferred from one block to the next. The temporal stability of the clock signal has a profound effect on the performance of rapid single flux quantum (RSFQ) digital systems. In particular, short-term clock fluctuations, or clock jitter, can degrade system performance due to the hazard of timing constraint violations. The successful development of large-scale RSFQ digital systems will require highly stable multigigahertz on-chip clock sources. To meet this need, methods for characterizing and measuring the short-term stability of such sources are required. We identify the relevant figure of merit to characterize and compare various clocks: the cycle-to-cycle standard deviation of the clock periods. We present experimental techniques for the measurement of this figure of merit and apply them to the measurement of jitter in a clock generator used often in RSFQ systems, the ring oscillator. High-frequency phase noise measurements found the jitter of a 9.6-GHz clock to be in the range from 0.6% to 0.36% of the clock period. The measured values of clock jitter fell within the 95% confidence interval of our stochastic circuit simulations. This was sufficient evidence to conclude that thermal noise from the resistors in the circuit may be the dominant source of jitter in the ring oscillator.

IEEE Transactions on Applied SuperconductivityMar 1, 20038 citations