Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Annual Simulation Symposium (ANSS)

Using Simulated Fault Injection for Fault Tolerance Assessment of Quantum Circuits

Oana Boncalo, Mihai Udrescu, Lucian Prodan, Mircea Vlăduţiu, Alexandru Amaricăi

Published Jan 1, 2007• 10 citations
Publisher

Abstract

This paper addresses the problem of evaluating the Fault Tolerance Algorithms and Methodologies (FTAMs) designed for quantum systems, by adopting the Simulated Fault Injection methodology from classical computation. Due to their wide spectrum of applications (including quantum circuit simulation) and hierarchical features, the HDLs were employed for performing fault injection, as prescribed by the guidelines of the QUERIST project. At the same time, the injection techniques taken from classical circuit simulation had to be adapted to quantum computation requirements, including the specific quantum error models. The experimental simulated fault injection campaigns are thoroughly described along with the experimental results, which confirm the analytical expectations.

DOI
10.1109/anss.2007.42

Related papers

Simulated Fault Injection for Quantum Circuits Based on Simulator Commands

Oana Boncalo, Mihai Udrescu, Lucian Prodan +2 more

This paper addresses the problem of evaluating the fault tolerance algorithms and methodologies (FTAMS) designed for quantum circuits, by making use of fault injection techniques. These techniques are inspired from their rich classical counterparts, and were adapted to the quantum computation specific features, including the available error models. Because of their wide spectrum of application, including quantum circuit simulation, and their flexibility in circuit representation (i.e. both behavioral and structural descriptions of a circuit are possible), the hardware description languages (HDLs) appear as the best choice for our simulation experiments. The techniques employed for fault injection are based on simulator commands. The simulation results for the fault-affected circuit were compared to the outputs of a Gold circuit (a faultless circuit) in order to compute the quantum failure rate.

IEEE International Symposium on Applied Computational Intelligence and Informatics (SACI)•May 1, 2007•1 citation

Saboteur-Based Fault Injection for Quantum Circuits Fault Tolerance Assessment

Oana Boncalo, Mihai Udrescu, Lucian Prodan +2 more

The importance of reliability and fault tolerance is paramount in quantum computation. This paper proposes a Fault Tolerance Algorithms and Methodologies (FTAM) assessment technique for quantum circuits, by adopting the saboteur-based Simulated Fault Injection methodology from classical computation. By drawing the inspiration from classical computation, the HDLs were employed for performing fault injection, due to their capacity of behavioral and structural circuit description, including hierarchical features. The cornerstone of this approach is the adaptation of the available quantum computation error models (with the quantum computing features and constraints) to the classical, HDL framework of the simulated fault injection techniques. The experimental simulated fault injection campaign results are consistent with the analytical assessments -from a qualitative point of view - but at the same time they provide a much realistic description.

Digital Systems Design•Aug 29, 2007•4 citations

Saboteur-Based Fault Injection for Quantum Circuits Fault Tolerance Assessment

Oana Boncalo, Mihai Udrescu, Lucian Prodan +2 more

The importance of reliability and fault tolerance is paramount in quantum computation. This paper proposes a Fault Tolerance Algorithms and Methodologies (FTAM) assessment technique for quantum circuits, by adopting the saboteur-based Simulated Fault Injection methodology from classical computation. By drawing the inspiration from classical computation, the HDLs were employed for performing fault injection, due to their capacity of behavioral and structural circuit description, including hierarchical features. The cornerstone of this approach is the adaptation of the available quantum computation error models (with the quantum computing features and constraints) to the classical, HDL framework of the simulated fault injection techniques. The experimental simulated fault injection campaign results are consistent with the analytical assessments -from a qualitative point of view - but at the same time they provide a much realistic description.

Euromicro Conference on Digital System Design (DSD)•Aug 1, 2007•4 citations

Assessing quantum circuits reliability with mutant-based simulated fault injection

Oana Boncalo, Mihai Udrescu, Lucian Prodan +2 more

This paper addresses the problem of evaluating the Fault Tolerance Algorithms and Methodologies (FTAMs) for quantum circuits, by making use of fault injection techniques. The proposed mutant-based fault injection techniques are inspired from their classical counterparts [3][8], and were adapted to the specific features of quantum computation, including the available error models [4][5]. The HDLs were employed in order to perform fault injection, due to their capacity of behavioral and structural circuit description, as well as their hierarchical features. Besides providing a much realistic description, the experimental simulated fault injection campaigns provide quantitative means for quantum fault tolerance assessment.

European Conference on Circuit Theory and Design•Aug 1, 2007•4 citations

Simulation-Based Assessment of Quantum Circuit Reliability

Oana Boncalo

This report aims at presenting the research program and to review the literature describing quantum computing, quantum fault tolerance issues and classical fault injection. Thus, previous work is presented together with future research directions. The proposed PhD research program aims at developing a methodology for simulation based fault injection for quantum circuits. Through simulation, I obtain a statistically significant sample in order to provide a quantitative means to assess quantum circuit reliability. A desired feature of the fault injection methodology is scalability. Nevertheless, quantum circuit simulation requires simulation resources that grow exponentially with the number of simulated qubits. Although, simulation techniques that improve the simulation cost and/or time were developed, still for complex and large structures it is not feasible to apply fault injection. In order to overcome this obstacle and obtain scalability, I propose a logic partitioning. The complex and large quantum circuit is decomposed into less complex parts. Fault injection is used to evaluate quantum reliability for these parts. The reliability for

•Jan 1, 2007•0 citations

Two phase simulation-based assessment of quantum error correction codes

Oana Boncalo, Mircea Vlăduţiu, Alexandru Amaricăi

This paper proposes a VHDL-based simulation technique for studying the effects of noise on fault tolerant quantum circuits using fault injection. We aimed at an accurate fault modeling using a Hardware Description Language CAD environment that yields relevant results. However, the resources needed for simulated fault injection become prohibitive with the growth of the circuit (i.e. for the worst case simulation resources grow exponentially with the number of qubits). Furthermore, the fault tolerant mechanisms rely on quantum error correction codes and concatenated coding that further increase the complexity of the analyzed circuit. We address these problems, by proposing a multi-phase approach, based on a two-phase simulation for assessing fault tolerance. In the first phase, the basic blocks of the encoded circuit are analyzed with the simulated fault injection methodology, yielding the noise parameters needed during the second phase, when the logical circuit is analyzed. We show that this approach yields a good approximation for noise values lower than 10−2.

International Conference Mixed Design of Integrated Circuits and Systems•Jun 25, 2009•1 citation
This paper addresses the problem of evaluating the Fault Tolerance Algorithms and Methodologies (FTAMs) designed for quantum systems, by adopting the Simulated Fault Injection methodology from classical computation. Due to their wide spectrum of applications (including quantum circuit simulation) and hierarchical features, the HDLs were employed for performing fault injection, as prescribed by the guidelines of the QUERIST project. At the same time, the injection techniques taken from classical circuit simulation had to be adapted to quantum computation requirements, including the specific quantum error models. The experimental simulated fault injection campaigns are thoroughly described along with the experimental results, which confirm the analytical expectations.
This paper addresses the problem of evaluating the fault tolerance algorithms and methodologies (FTAMS) designed for quantum circuits, by making use of fault injection techniques. These techniques are inspired from their rich classical counterparts, and were adapted to the quantum computation specific features, including the available error models. Because of their wide spectrum of application, including quantum circuit simulation, and their flexibility in circuit representation (i.e. both behavioral and structural descriptions of a circuit are possible), the hardware description languages (HDLs) appear as the best choice for our simulation experiments. The techniques employed for fault injection are based on simulator commands. The simulation results for the fault-affected circuit were compared to the outputs of a Gold circuit (a faultless circuit) in order to compute the quantum failure rate.
The importance of reliability and fault tolerance is paramount in quantum computation. This paper proposes a Fault Tolerance Algorithms and Methodologies (FTAM) assessment technique for quantum circuits, by adopting the saboteur-based Simulated Fault Injection methodology from classical computation. By drawing the inspiration from classical computation, the HDLs were employed for performing fault injection, due to their capacity of behavioral and structural circuit description, including hierarchical features. The cornerstone of this approach is the adaptation of the available quantum computation error models (with the quantum computing features and constraints) to the classical, HDL framework of the simulated fault injection techniques. The experimental simulated fault injection campaign results are consistent with the analytical assessments -from a qualitative point of view - but at the same time they provide a much realistic description.
The importance of reliability and fault tolerance is paramount in quantum computation. This paper proposes a Fault Tolerance Algorithms and Methodologies (FTAM) assessment technique for quantum circuits, by adopting the saboteur-based Simulated Fault Injection methodology from classical computation. By drawing the inspiration from classical computation, the HDLs were employed for performing fault injection, due to their capacity of behavioral and structural circuit description, including hierarchical features. The cornerstone of this approach is the adaptation of the available quantum computation error models (with the quantum computing features and constraints) to the classical, HDL framework of the simulated fault injection techniques. The experimental simulated fault injection campaign results are consistent with the analytical assessments -from a qualitative point of view - but at the same time they provide a much realistic description.
This paper addresses the problem of evaluating the Fault Tolerance Algorithms and Methodologies (FTAMs) for quantum circuits, by making use of fault injection techniques. The proposed mutant-based fault injection techniques are inspired from their classical counterparts [3][8], and were adapted to the specific features of quantum computation, including the available error models [4][5]. The HDLs were employed in order to perform fault injection, due to their capacity of behavioral and structural circuit description, as well as their hierarchical features. Besides providing a much realistic description, the experimental simulated fault injection campaigns provide quantitative means for quantum fault tolerance assessment.
This report aims at presenting the research program and to review the literature describing quantum computing, quantum fault tolerance issues and classical fault injection. Thus, previous work is presented together with future research directions. The proposed PhD research program aims at developing a methodology for simulation based fault injection for quantum circuits. Through simulation, I obtain a statistically significant sample in order to provide a quantitative means to assess quantum circuit reliability. A desired feature of the fault injection methodology is scalability. Nevertheless, quantum circuit simulation requires simulation resources that grow exponentially with the number of simulated qubits. Although, simulation techniques that improve the simulation cost and/or time were developed, still for complex and large structures it is not feasible to apply fault injection. In order to overcome this obstacle and obtain scalability, I propose a logic partitioning. The complex and large quantum circuit is decomposed into less complex parts. Fault injection is used to evaluate quantum reliability for these parts. The reliability for
This paper proposes a VHDL-based simulation technique for studying the effects of noise on fault tolerant quantum circuits using fault injection. We aimed at an accurate fault modeling using a Hardware Description Language CAD environment that yields relevant results. However, the resources needed for simulated fault injection become prohibitive with the growth of the circuit (i.e. for the worst case simulation resources grow exponentially with the number of qubits). Furthermore, the fault tolerant mechanisms rely on quantum error correction codes and concatenated coding that further increase the complexity of the analyzed circuit. We address these problems, by proposing a multi-phase approach, based on a two-phase simulation for assessing fault tolerance. In the first phase, the basic blocks of the encoded circuit are analyzed with the simulated fault injection methodology, yielding the noise parameters needed during the second phase, when the logical circuit is analyzed. We show that this approach yields a good approximation for noise values lower than 10−2.