Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Physica C Superconductivity

Characteristics of Nb/AlOx/Nb junctions fabricated in planarized multi-layer Nb SFQ circuits

T. Satoh, K. Hinode, Hiroyuki Akaike, Shuichi Nagasawa, Y. Kitagawa, Mutsuo Hidaka

Published Jun 22, 2006• 11 citations
Publisher
DOI
10.1016/j.physc.2006.05.060

Related papers

New Nb multi-layer fabrication process for large-scale SFQ circuits

Shuichi Nagasawa, T. Satoh, K. Hinode +7 more

Physica C Superconductivity•Jun 1, 2009•71 citations

Development of Nb multi-layer Advanced Fabrication Process for Large-scale SFQ Circuits

Nagasawa Shuichi, K. Hinode, T. Satoh +6 more

IEICE Technical Report; IEICE Tech. Rep.•Oct 5, 2011•0 citations

Fabrication of Nb/AlOx/Al/AlOx/Nb junctions for voltage standard applications

Masaaki Maezawa, Chiharu Urano, Nobu‐Hisa Kaneko +1 more

Physica C Superconductivity•Jun 3, 2007•4 citations

Planarized multi-layer fabrication technology for LTS large-scale SFQ circuits

Shuichi Nagasawa, K. Hinode, Masao Sugita +4 more

We have been developing a 10 kA cm −2 Nb advanced fabrication process to make larger scale and higher speed SFQ circuits that have over 100k junctions. The main challenges in implementing this process are related to increasing the critical current density of junctions, decreasing design rules and increasing the number of Nb layers. We have proposed a planarized multi-layer structure, which consists of a Nb/AlO x /Nb junction layer, Nb wiring layers, Nb shield layers, a Nb layer for dc power, a Nb ground plane, SiO 2 insulator layers and a Mo resistor layer. In fabricating this multi-layer structure, we have developed a new planarization technology which enables the flattening of the SiO 2 insulator surface over the Nb wiring layer independent of the pattern sizes of the Nb wirings. This planarization technology consists of SiO 2 bias sputtering, reactive ion etching with a reversal mask of the Nb wiring and mechanical polishing planarization. The SEM photographs showed excellent flatness for the planarized multi-layer structure.

Superconductor Science and Technology•Nov 7, 2003•29 citations

Fabrication Process of Planarized Multi-Layer Nb Integrated Circuits

T. Satoh, K. Hinode, Hiroyuki Akaike +3 more

To improve the operating speed and density of Nb single-flux-quantum integrated circuits, we developed an advanced fabrication process based on NEC's standard process. We fabricated planarized six-Nb-layer circuit structures using this advanced process. This new structure has four Nb wiring layers for greater design flexibility. To shield the magnetic field produced by the DC bias current, the DC bias power supply layer was placed under the groundplane. The critical current density of the Josephson junction was 10 kA/cm/sup 2/. We fabricated and tested more than 10 wafers and demonstrated that the six-layer circuits were successfully planarized. We also confirmed insulation between each Nb layer and the reliability of superconducting contacts. This planarization did not significantly degrade the junction characteristics. We measured small spreads in the critical current of less than 2%. These results demonstrated the effectiveness of this advanced process based on mechanical-polishing planarization.

IEEE Transactions on Applied Superconductivity•Jun 1, 2005•42 citations

Fabrication of high quality Nb/Al/AlOx/Nb stacked Josephson junctions

Paola Barbara, G. Costabile

Physica B Condensed Matter•Feb 1, 1994•3 citations
We have been developing a 10 kA cm −2 Nb advanced fabrication process to make larger scale and higher speed SFQ circuits that have over 100k junctions. The main challenges in implementing this process are related to increasing the critical current density of junctions, decreasing design rules and increasing the number of Nb layers. We have proposed a planarized multi-layer structure, which consists of a Nb/AlO x /Nb junction layer, Nb wiring layers, Nb shield layers, a Nb layer for dc power, a Nb ground plane, SiO 2 insulator layers and a Mo resistor layer. In fabricating this multi-layer structure, we have developed a new planarization technology which enables the flattening of the SiO 2 insulator surface over the Nb wiring layer independent of the pattern sizes of the Nb wirings. This planarization technology consists of SiO 2 bias sputtering, reactive ion etching with a reversal mask of the Nb wiring and mechanical polishing planarization. The SEM photographs showed excellent flatness for the planarized multi-layer structure.
To improve the operating speed and density of Nb single-flux-quantum integrated circuits, we developed an advanced fabrication process based on NEC's standard process. We fabricated planarized six-Nb-layer circuit structures using this advanced process. This new structure has four Nb wiring layers for greater design flexibility. To shield the magnetic field produced by the DC bias current, the DC bias power supply layer was placed under the groundplane. The critical current density of the Josephson junction was 10 kA/cm/sup 2/. We fabricated and tested more than 10 wafers and demonstrated that the six-layer circuits were successfully planarized. We also confirmed insulation between each Nb layer and the reliability of superconducting contacts. This planarization did not significantly degrade the junction characteristics. We measured small spreads in the critical current of less than 2%. These results demonstrated the effectiveness of this advanced process based on mechanical-polishing planarization.