Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

IEEE International Symposium on Circuits and Systems proceedings

An 8-qubit quantum-circuit processor

S. O’uchi, Minoru Fujishima, K. Hoh

Published Jun 25, 2003• 11 citations
Publisher

Abstract

Quantum-circuit processor (QCP) is a parallel processor that executes quantum algorithms at a processing speed comparable to a quantum computer. The QCP emulates the quantum superposition, utilizing massive silicon devices in the fractal hardware-architecture. Its design cost is relaxed due to that recursive structure although a huge amount of devices are required for it. In this paper, 8-qubit QCP was fabricated within a programmable logic device. This is the first realization of the 8-qubit-hardware quantum computing as far as we know. A factoring algorithm is demonstrated by using it in this paper.

DOI
10.1109/iscas.2002.1010677

Related papers

Fractally-Structured CMOS Processor for Quantum-Circuit Emulation

S. O’uchi, Minoru Fujishima, Koichiro Hoh

A novel complementary-metal-oxide-semiconductor (CMOS) processor labelled quantum-circuit processor (QCP) for the high-performance emulation of quantum computing is presented. The QCP performs the emulation of the calculation performed in the quantum circuit by simple matrix calculations based on single-instruction-stream-multiple-data-stream (SIMD) parallel processing. Using the parallel operation of an enormous number of devices in LSI, it executes quantum algorithms at a speed comparable to that of the quantum computer. A 5-qubit processor was implemented using a programmable logic device (PLD), and the quantum Fourier transformation was demonstrated by this processor.

Japanese Journal of Applied Physics•Apr 30, 2002•0 citations

Quantum-inspired on-chip parallel processors

Minoru Fujishima

A quantum computer has been the focus of considerable attention since it realizes a much higher operating speed than conventional computers. However, there are many important issues regarding algorithms as well as hardware in the realization of a quantum computer. To realize the calculation speed of a quantum computer, several quantum-computing emulators utilizing parallel operation using integrated circuits were fabricated. Consequently, an emulator of 75 quantum bits was realized, and the feasibility of a high-speed quantum-computing emulator using integrated circuits has been proved.

Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE•May 25, 2004•0 citations

16-Qubit Quantum-Computing Emulation Based on High-Speed Hardware Architecture

Minoru Fujishima, Kosuke Saito, Koichiro Hoh

A 16-qubit quantum-computing emulator executing quantum algorithms at high speed is proposed. By limiting the command of the quantum computing emulator to the minimum function required with the quantum algorithm, probability amplitudes are expressed with one bit and the functions of many qubits are integrated on a field programmable gate array (FPGA). As a result of implementing the emulator in the FPGA, it is found that the emulator has a 250 times higher-speed as compared with a software simulation by a general-purpose processor.

Japanese Journal of Applied Physics•Apr 30, 2003•19 citations

HiSEP-Q: A Highly Scalable and Efficient Quantum Control Processor for Superconducting Qubits

Xiaorang Guo, Kun Qin, Martin Schulz

Quantum computing promises an effective way to solve targeted problems that are classically intractable. Among them, quantum computers built with superconducting qubits are considered one of the most advanced technologies, but they suffer from short coherence times. This can get exaggerated when they are controlled directly by general-purpose host machines, which in turn leads to the loss of quantum information. To mitigate this, we need quantum control processors (QCPs) positioned between quantum processing units (QPUs) and host machines to reduce latencies. However, existing QCPs are built on top of designs with no or inefficient scalability, requiring a large number of instructions when scaling to more qubits. In addition, interactions between current QCPs and host machines require frequent data transmissions and offline computations to obtain final results from hundreds of repeated executions, which limits the performance of quantum computers.In this paper, we propose a QCP — called HiSEP-Q — featuring a novel quantum instruction set architecture (QISA) and its microarchitecture implementation. For efficient control, we utilize mixed-type addressing modes and mixed-length instructions in HiSEP-Q, which provides an efficient way to concurrently address more than 100 qubits. Further, for efficient read-out and analysis, we develop a novel onboard accumulation and sorting unit, which eliminates the data transmission of raw data between the QCPs and host machines and enables real-time result processing. Compared to the state-of-the-art, our proposed QISA achieves at least 62% and 28% improvements in encoding efficiency with real and synthetic quantum circuits, respectively. We also validate the microarchitecture on a field-programmable gate array (FPGA), which exhibits low power and resource consumption, even as the number of qubits scales to 100. Both hardware and ISA evaluations demonstrate that HiSEP-Q features high scalability and efficiency toward the number of controlled qubits.

arXiv:2308.16776•IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD)•Nov 6, 2023•9 citations

A programmable qudit-based quantum processor

Jieshan Huang, Yulin Chi, Zhanchuan Zhang +3 more

Controlling and programming quantum devices to process quantum information by the unit of qudit shows great potential to enhance the capabilities of qubit-based quantum technologies. Here, we report a programmable qudit-based quantum processor in silicon-photonic integrated circuits and demonstrate its enhancement of quantum computational parallelism. The processor monolithically integrates all the key functionalities and capabilities of initialisation, manipulation, and measurement of the two-ququart states and multi-value quantum-controlled logic gates with high-level fidelities. We implemented the basic quantum Fourier transform algorithms to benchmark the enhancement of quantum parallelism using qudits, allowing the implementations of more than one million high-fidelity preparations, operations and projections of qudit states in the processor. Our work shows an integrated quantum technology for qudit-based quantum computing with enhanced capacity, accuracy, and efficiency.

SPIE Conference on Quantum and Nonlinear Optics•Dec 31, 2022•3 citations

Quantum supremacy in a superconducting quantum processor

John M. Martinis

The promise of quantum computers is that certain computational tasks might be executed exponentially faster on a quantum processor than on a classical processor. We have used a programmable superconducting processor to create quantum states on 53 qubits, corresponding to a "parallel computation" of 10 million trillion states. For a simple algorithm, our Sycamore processor takes about 200 seconds to run a quantum circuit a million times - the equivalent task for a state-of-the-art classical supercomputer would take approximately 10,000 years. This dramatic increase in speed compared to all known classical algorithms is an experimental realization of quantum supremacy, heralding a much-anticipated computing paradigm.

Photonics for Quantum (PfQ)•Jul 13, 2021•4 citations
Quantum-circuit processor (QCP) is a parallel processor that executes quantum algorithms at a processing speed comparable to a quantum computer. The QCP emulates the quantum superposition, utilizing massive silicon devices in the fractal hardware-architecture. Its design cost is relaxed due to that recursive structure although a huge amount of devices are required for it. In this paper, 8-qubit QCP was fabricated within a programmable logic device. This is the first realization of the 8-qubit-hardware quantum computing as far as we know. A factoring algorithm is demonstrated by using it in this paper.
A novel complementary-metal-oxide-semiconductor (CMOS) processor labelled quantum-circuit processor (QCP) for the high-performance emulation of quantum computing is presented. The QCP performs the emulation of the calculation performed in the quantum circuit by simple matrix calculations based on single-instruction-stream-multiple-data-stream (SIMD) parallel processing. Using the parallel operation of an enormous number of devices in LSI, it executes quantum algorithms at a speed comparable to that of the quantum computer. A 5-qubit processor was implemented using a programmable logic device (PLD), and the quantum Fourier transformation was demonstrated by this processor.
A quantum computer has been the focus of considerable attention since it realizes a much higher operating speed than conventional computers. However, there are many important issues regarding algorithms as well as hardware in the realization of a quantum computer. To realize the calculation speed of a quantum computer, several quantum-computing emulators utilizing parallel operation using integrated circuits were fabricated. Consequently, an emulator of 75 quantum bits was realized, and the feasibility of a high-speed quantum-computing emulator using integrated circuits has been proved.
A 16-qubit quantum-computing emulator executing quantum algorithms at high speed is proposed. By limiting the command of the quantum computing emulator to the minimum function required with the quantum algorithm, probability amplitudes are expressed with one bit and the functions of many qubits are integrated on a field programmable gate array (FPGA). As a result of implementing the emulator in the FPGA, it is found that the emulator has a 250 times higher-speed as compared with a software simulation by a general-purpose processor.
Quantum computing promises an effective way to solve targeted problems that are classically intractable. Among them, quantum computers built with superconducting qubits are considered one of the most advanced technologies, but they suffer from short coherence times. This can get exaggerated when they are controlled directly by general-purpose host machines, which in turn leads to the loss of quantum information. To mitigate this, we need quantum control processors (QCPs) positioned between quantum processing units (QPUs) and host machines to reduce latencies. However, existing QCPs are built on top of designs with no or inefficient scalability, requiring a large number of instructions when scaling to more qubits. In addition, interactions between current QCPs and host machines require frequent data transmissions and offline computations to obtain final results from hundreds of repeated executions, which limits the performance of quantum computers.In this paper, we propose a QCP — called HiSEP-Q — featuring a novel quantum instruction set architecture (QISA) and its microarchitecture implementation. For efficient control, we utilize mixed-type addressing modes and mixed-length instructions in HiSEP-Q, which provides an efficient way to concurrently address more than 100 qubits. Further, for efficient read-out and analysis, we develop a novel onboard accumulation and sorting unit, which eliminates the data transmission of raw data between the QCPs and host machines and enables real-time result processing. Compared to the state-of-the-art, our proposed QISA achieves at least 62% and 28% improvements in encoding efficiency with real and synthetic quantum circuits, respectively. We also validate the microarchitecture on a field-programmable gate array (FPGA), which exhibits low power and resource consumption, even as the number of qubits scales to 100. Both hardware and ISA evaluations demonstrate that HiSEP-Q features high scalability and efficiency toward the number of controlled qubits.
Controlling and programming quantum devices to process quantum information by the unit of qudit shows great potential to enhance the capabilities of qubit-based quantum technologies. Here, we report a programmable qudit-based quantum processor in silicon-photonic integrated circuits and demonstrate its enhancement of quantum computational parallelism. The processor monolithically integrates all the key functionalities and capabilities of initialisation, manipulation, and measurement of the two-ququart states and multi-value quantum-controlled logic gates with high-level fidelities. We implemented the basic quantum Fourier transform algorithms to benchmark the enhancement of quantum parallelism using qudits, allowing the implementations of more than one million high-fidelity preparations, operations and projections of qudit states in the processor. Our work shows an integrated quantum technology for qudit-based quantum computing with enhanced capacity, accuracy, and efficiency.
The promise of quantum computers is that certain computational tasks might be executed exponentially faster on a quantum processor than on a classical processor. We have used a programmable superconducting processor to create quantum states on 53 qubits, corresponding to a "parallel computation" of 10 million trillion states. For a simple algorithm, our Sycamore processor takes about 200 seconds to run a quantum circuit a million times - the equivalent task for a state-of-the-art classical supercomputer would take approximately 10,000 years. This dramatic increase in speed compared to all known classical algorithms is an experimental realization of quantum supremacy, heralding a much-anticipated computing paradigm.