Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

arXiv:2511.10479

Quantum Design Automation: Foundations, Challenges, and the Road Ahead

Feng Wu, Jingzhe Guo, Tian Xia, Linghang Kong, Fang Zhang, Ziang Wang, Aochu Dai, Ziyuan Wang, Zhaohui Yang, Hao Deng, Kai Zhang, Zhengfeng Ji, Yuan Feng, Hui-Hai Zhao, Jianxin Chen

quant-phSubmitted Nov 13, 2025• Announced Nov 14, 2025• 0 citations
arXivHTMLPDF

Abstract

Quantum computing is transitioning from laboratory research to industrial deployment, yet significant challenges persist: system scalability and performance, fabrication yields, and the advancement of algorithms and applications. We emphasize that in building quantum computers -- spanning quantum chips, system integration, instruction sets, algorithms, and middleware such as quantum error correction schemes -- design is everywhere. In this paper, we advocate for a holistic design perspective in quantum computing, a perspective we argue is pivotal to unlocking innovative co-design opportunities and addressing the aforementioned key challenges. To equip readers with sufficient background for exploring co-optimization opportunities, we detail how interconnected computational methods and tools collaborate to enable end-to-end quantum computer design. This coverage encompasses critical stages -- such as chip layout design automation, high-fidelity system-level simulation, Hamiltonian derivation for quantum system modeling, control pulse simulation, decoherence analysis, and physical verification and testing -- followed by quantum instruction set design. We then proceed to quantum system and software development, including quantum circuit synthesis, quantum error correction and fault tolerance, and logic verification and testing. Through these discussions, we illustrate with concrete examples -- including co-optimizing quantum instruction sets with algorithmic considerations, customizing error correction circuits to hardware-specific constraints, and streamlining quantum chip design through tailored code design, among others. We hope that the detailed end-to-end design workflow as well as these examples will foster dialogue between the hardware and software communities, ultimately facilitating the translation of meaningful research findings into future quantum hardware implementations.

Comments
143 pages, 8 figures

Related papers

Design automation challenges for scalable quantum architectures

Ilia Polian, Austin G. Fowler

Building a quantum computer that is sufficiently large for solving classically intractable computational problem instances is a grand challenge of today's science. The main fundamental obstacle to construction of scalable quantum computers is the vulnerability of their extremely fragile components to noise and decoherence due to environment interaction. This paper focuses on design of technology-independent quantum circuit architectures that are scalable and reliable as well as well-suited for physical implementation. The considered architectures will be protected against errors by state-of-the-art topological quantum error-correcting (TQEC) codes which combine a number of properties enabling the best scalability among all discussed alternatives. The theory of TQEC is very mature, the suitable hardware has made significant progress in recent years, and therefore the software challenges constitute the research gaps. We explain the abstraction levels which lay the foundation for systematic, top-down design automation methods for TQEC computers, discuss the appropriate optimization objectives and formulate a number of largely open design automation problems in this fields.

ACM/IEEE Design Automation Conference (DAC)•Jun 2, 2015•20 citations

Engineering Practical Fault-Tolerant Quantum Computing

Xiao Liu, Mengyao Zhao

Transitioning quantum computing from laboratory physical demonstrations to practical, utility-scale processing requires bridging a multi-order-of-magnitude gap between physical gate fidelities and algorithmic error thresholds. While fault-tolerant quantum computing relies on quantum error correction to span this divide, traditional evaluation metrics focused on isolated physical components fail to reflect real-world execution capacity. In this Perspective, we analyze the physical and microarchitectural bottlenecks governing scalable quantum compute engines: the spatial footprint trade-offs between code encoding efficiency and hardware routing, the temporal latencies of closed-loop decoding under strict cryogenic thermal budgets, and the structural performance asymmetries of modular multi-chip networks. We argue that overcoming these multi-faceted scalability barriers demands moving beyond single-layer hardware optimizations toward a holistic full-stack co-design paradigm—jointly tailoring error-correcting code topologies, control microarchitectures, and interconnect networks to unlock sustainable logical throughput.

Quantum Reports•Oct 22, 2026•0 citations

Exploring Quantum Computing's Potential Breakthroughs and Challenges

Et al. Mukesh Madanan

Recent years have seen the rise of quantum computing as a game-changing technology that might alter the face of many industries, from optimization to cryptography. From theory to practice, this article covers quantum computing's journey. We review the quantum computing foundational concepts of superposition and entanglement and examine their consequences for the paradigm of computation. We emphasize the concrete advances in quantum hardware, error correction methods, and quantum algorithm creation through a thorough survey of recent discoveries. Nevertheless, significant obstacles accompany these advancements. An ever-present problem, quantum de coherence endangers both the consistency of quantum states and the accuracy of calculations. The effectiveness of quantum error correcting approaches in reducing de coherence is examined in our paper. We highlight the need for programming languages, compilers, and simulators that are customized to quantum hardware, as well as the increasing demands for quantum software infrastructure. Questions of security and ethics arise in light of the many possible uses of quantum computing in fields as diverse as optimization, cryptography, and materials research. Error correction and the execution of algorithms containing both classical and quantum logic require the classical part. We provide a comprehensive system stack outlining the various components of a quantum computer. We wrap up by talking about design decisions on the quantum plane and show the control logic and data flow that must be applied when quantum instructions are executed.

International Journal on Recent and Innovation Trends in Computing and Communication•Dec 31, 2023•1 citation

From NISQ to Scalable Architectures: Challenges and Prospects for Practical Quantum Computing

Kalpana Galappaththi

Quantum computing has progressed from early demonstrations across superconducting, trapped ion, photonic, and spin-based platforms to increasingly integrated systems. However, transitioning from the noisy intermediate-scale quantum (NISQ) era to robust, fault tolerant implementations remain a central challenge. This paper presents a systematic review and synthesis of practical quantum computing, encompassing experimental advances, integrated photonics, error correction breakthroughs, software stack evolution, benchmarking practices, algorithmic readiness, and socio-technical dimensions. We critically assess current limitations and highlight emerging directions, including integrated photonic modules with high fidelity interconnects, real time decoders for surface code logical qubits, and hardware aware compiler strategies. Our analysis is grounded in peer-reviewed experimental data and model-based evaluations. Key findings include demonstrated logical error suppression via increased code distance, scalable photonic module prototypes, and refined resource estimates for cryptanalytic and simulation tasks. This paper concludes with a structured research agenda for 2025–2030, proposing four priority thrusts such as hardware QEC co design, reproducible cross platform benchmarking, modular/distributed architectures, and quantum networking with governance frameworks. This evidence based roadmap aims to align researchers and practitioners toward actionable milestones on the path to practical quantum computing.

International Conference on Advancements in Computing (ICAC)•Dec 9, 2025•0 citations

Methodologies for Quantum Circuit and Algorithm Design at Low and High Levels

Edison Tsai

Although the concept of quantum computing has existed for decades, the technology needed to successfully implement a quantum computing system has not yet reached the level of sophistication, reliability, and scalability necessary for commercial viability until very recently. Significant progress on this front was made in the past few years, with IBM planning to create a 1000-qubit chip by the end of 2023, and Google already claiming to have achieved quantum supremacy. Other major industry players such as Intel and Microsoft have also invested significant amounts of resources into quantum computing research. Any viable computing system requires both hardware and software to work together harmoniously in order to perform useful computations. While the achievements of IBM and other companies represent a large step forward for quantum hardware, many gaps remain to be filled with respect to the corresponding software. Specifically, there is currently no clear path towards a complete process for translating quantum algorithms into physical operations that are directly executable on quantum hardware. Such a process is analogous to a compiler that translates programs written in a high-level language into executable machine instructions on a conventional digital computer, and it is necessary if quantum computers are to be harnessed to perform practically useful computations. Existing work has addressed individual components of this process, but so far no unified method for translating the whole of a quantum algorithm into executable operations has been described. I make substantial progress towards filling this gap by describing a set of high-level and low-level quantum circuit design techniques, which when taken together reduce the need of a circuit designer to be concerned with low-level details. On the high-level side, I describe an approach or strategy to designing quantum oracles for Grover's algorithm that allows it to be applied to several types of problems. This approach involves designing oracles in terms of high-level blocks such as counters, multiplexers, comparators, and arbitrary Boolean functions. The implementations of these blocks in terms of lower-level quantum gates are demonstrated in a way that makes it clear that scaled-up versions of them can be generated in a completely automated fashion. For a specific class of problems, which I call state-space path planning problems, I also introduce a paradigm for quantum oracle design that involves representing the problem in terms of individual states and moves. Problems of this sort have applications in robotics and games. Low-level techniques that I introduce

•Jun 2, 2022•1 citation

How to Build a Quantum Supercomputer: Scaling from Hundreds to Millions of Qubits

Masoud Mohseni, Artur Scherer, Katherine Grace Johnson +48 more

In the span of four decades, quantum computation has evolved from an intellectual curiosity to a potentially realizable technology. Today, small-scale demonstrations have become possible for quantum algorithmic primitives on hundreds of physical qubits. Nevertheless, there are significant outstanding challenges in quantum hardware, fabrication, software architecture, and algorithms on the path towards a full-stack scalable quantum computing technology. Here, we provide a comprehensive review of these scaling challenges. We show how to facilitate scaling by adopting existing semiconductor technology to build much higher-quality qubits, employing systems engineering approaches, and performing distributed heterogeneous quantum-classical computing. We provide a detailed resource and sensitivity analysis for quantum applications on surface-code error-corrected quantum computers given current, target, and desired hardware specifications based on superconducting qubits, accounting for a realistic distribution of errors. We provide comprehensive resource estimates for several utility-scale applications including quantum chemistry calculations, catalyst design, NMR spectroscopy, and Fermi-Hubbard simulation. We show that orders of magnitude enhancement in performance could be obtained by a combination of hardware improvements and tight quantum-HPC integration. Furthermore, we introduce high-performance architectures for quantum-probabilistic computing with custom-designed accelerators to tackle today's industry-scale classical optimization, machine learning, and quantum simulation tasks in a cost-effective manner.

arXiv:2411.10406•Nov 15, 2024•7 citations
Quantum computing is transitioning from laboratory research to industrial deployment, yet significant challenges persist: system scalability and performance, fabrication yields, and the advancement of algorithms and applications. We emphasize that in building quantum computers -- spanning quantum chips, system integration, instruction sets, algorithms, and middleware such as quantum error correction schemes -- design is everywhere. In this paper, we advocate for a holistic design perspective in quantum computing, a perspective we argue is pivotal to unlocking innovative co-design opportunities and addressing the aforementioned key challenges. To equip readers with sufficient background for exploring co-optimization opportunities, we detail how interconnected computational methods and tools collaborate to enable end-to-end quantum computer design. This coverage encompasses critical stages -- such as chip layout design automation, high-fidelity system-level simulation, Hamiltonian derivation for quantum system modeling, control pulse simulation, decoherence analysis, and physical verification and testing -- followed by quantum instruction set design. We then proceed to quantum system and software development, including quantum circuit synthesis, quantum error correction and fault tolerance, and logic verification and testing. Through these discussions, we illustrate with concrete examples -- including co-optimizing quantum instruction sets with algorithmic considerations, customizing error correction circuits to hardware-specific constraints, and streamlining quantum chip design through tailored code design, among others. We hope that the detailed end-to-end design workflow as well as these examples will foster dialogue between the hardware and software communities, ultimately facilitating the translation of meaningful research findings into future quantum hardware implementations.
Building a quantum computer that is sufficiently large for solving classically intractable computational problem instances is a grand challenge of today's science. The main fundamental obstacle to construction of scalable quantum computers is the vulnerability of their extremely fragile components to noise and decoherence due to environment interaction. This paper focuses on design of technology-independent quantum circuit architectures that are scalable and reliable as well as well-suited for physical implementation. The considered architectures will be protected against errors by state-of-the-art topological quantum error-correcting (TQEC) codes which combine a number of properties enabling the best scalability among all discussed alternatives. The theory of TQEC is very mature, the suitable hardware has made significant progress in recent years, and therefore the software challenges constitute the research gaps. We explain the abstraction levels which lay the foundation for systematic, top-down design automation methods for TQEC computers, discuss the appropriate optimization objectives and formulate a number of largely open design automation problems in this fields.
Transitioning quantum computing from laboratory physical demonstrations to practical, utility-scale processing requires bridging a multi-order-of-magnitude gap between physical gate fidelities and algorithmic error thresholds. While fault-tolerant quantum computing relies on quantum error correction to span this divide, traditional evaluation metrics focused on isolated physical components fail to reflect real-world execution capacity. In this Perspective, we analyze the physical and microarchitectural bottlenecks governing scalable quantum compute engines: the spatial footprint trade-offs between code encoding efficiency and hardware routing, the temporal latencies of closed-loop decoding under strict cryogenic thermal budgets, and the structural performance asymmetries of modular multi-chip networks. We argue that overcoming these multi-faceted scalability barriers demands moving beyond single-layer hardware optimizations toward a holistic full-stack co-design paradigm—jointly tailoring error-correcting code topologies, control microarchitectures, and interconnect networks to unlock sustainable logical throughput.
Recent years have seen the rise of quantum computing as a game-changing technology that might alter the face of many industries, from optimization to cryptography. From theory to practice, this article covers quantum computing's journey. We review the quantum computing foundational concepts of superposition and entanglement and examine their consequences for the paradigm of computation. We emphasize the concrete advances in quantum hardware, error correction methods, and quantum algorithm creation through a thorough survey of recent discoveries. Nevertheless, significant obstacles accompany these advancements. An ever-present problem, quantum de coherence endangers both the consistency of quantum states and the accuracy of calculations. The effectiveness of quantum error correcting approaches in reducing de coherence is examined in our paper. We highlight the need for programming languages, compilers, and simulators that are customized to quantum hardware, as well as the increasing demands for quantum software infrastructure. Questions of security and ethics arise in light of the many possible uses of quantum computing in fields as diverse as optimization, cryptography, and materials research. Error correction and the execution of algorithms containing both classical and quantum logic require the classical part. We provide a comprehensive system stack outlining the various components of a quantum computer. We wrap up by talking about design decisions on the quantum plane and show the control logic and data flow that must be applied when quantum instructions are executed.
Quantum computing has progressed from early demonstrations across superconducting, trapped ion, photonic, and spin-based platforms to increasingly integrated systems. However, transitioning from the noisy intermediate-scale quantum (NISQ) era to robust, fault tolerant implementations remain a central challenge. This paper presents a systematic review and synthesis of practical quantum computing, encompassing experimental advances, integrated photonics, error correction breakthroughs, software stack evolution, benchmarking practices, algorithmic readiness, and socio-technical dimensions. We critically assess current limitations and highlight emerging directions, including integrated photonic modules with high fidelity interconnects, real time decoders for surface code logical qubits, and hardware aware compiler strategies. Our analysis is grounded in peer-reviewed experimental data and model-based evaluations. Key findings include demonstrated logical error suppression via increased code distance, scalable photonic module prototypes, and refined resource estimates for cryptanalytic and simulation tasks. This paper concludes with a structured research agenda for 2025–2030, proposing four priority thrusts such as hardware QEC co design, reproducible cross platform benchmarking, modular/distributed architectures, and quantum networking with governance frameworks. This evidence based roadmap aims to align researchers and practitioners toward actionable milestones on the path to practical quantum computing.
Although the concept of quantum computing has existed for decades, the technology needed to successfully implement a quantum computing system has not yet reached the level of sophistication, reliability, and scalability necessary for commercial viability until very recently. Significant progress on this front was made in the past few years, with IBM planning to create a 1000-qubit chip by the end of 2023, and Google already claiming to have achieved quantum supremacy. Other major industry players such as Intel and Microsoft have also invested significant amounts of resources into quantum computing research. Any viable computing system requires both hardware and software to work together harmoniously in order to perform useful computations. While the achievements of IBM and other companies represent a large step forward for quantum hardware, many gaps remain to be filled with respect to the corresponding software. Specifically, there is currently no clear path towards a complete process for translating quantum algorithms into physical operations that are directly executable on quantum hardware. Such a process is analogous to a compiler that translates programs written in a high-level language into executable machine instructions on a conventional digital computer, and it is necessary if quantum computers are to be harnessed to perform practically useful computations. Existing work has addressed individual components of this process, but so far no unified method for translating the whole of a quantum algorithm into executable operations has been described. I make substantial progress towards filling this gap by describing a set of high-level and low-level quantum circuit design techniques, which when taken together reduce the need of a circuit designer to be concerned with low-level details. On the high-level side, I describe an approach or strategy to designing quantum oracles for Grover's algorithm that allows it to be applied to several types of problems. This approach involves designing oracles in terms of high-level blocks such as counters, multiplexers, comparators, and arbitrary Boolean functions. The implementations of these blocks in terms of lower-level quantum gates are demonstrated in a way that makes it clear that scaled-up versions of them can be generated in a completely automated fashion. For a specific class of problems, which I call state-space path planning problems, I also introduce a paradigm for quantum oracle design that involves representing the problem in terms of individual states and moves. Problems of this sort have applications in robotics and games. Low-level techniques that I introduce
In the span of four decades, quantum computation has evolved from an intellectual curiosity to a potentially realizable technology. Today, small-scale demonstrations have become possible for quantum algorithmic primitives on hundreds of physical qubits. Nevertheless, there are significant outstanding challenges in quantum hardware, fabrication, software architecture, and algorithms on the path towards a full-stack scalable quantum computing technology. Here, we provide a comprehensive review of these scaling challenges. We show how to facilitate scaling by adopting existing semiconductor technology to build much higher-quality qubits, employing systems engineering approaches, and performing distributed heterogeneous quantum-classical computing. We provide a detailed resource and sensitivity analysis for quantum applications on surface-code error-corrected quantum computers given current, target, and desired hardware specifications based on superconducting qubits, accounting for a realistic distribution of errors. We provide comprehensive resource estimates for several utility-scale applications including quantum chemistry calculations, catalyst design, NMR spectroscopy, and Fermi-Hubbard simulation. We show that orders of magnitude enhancement in performance could be obtained by a combination of hardware improvements and tight quantum-HPC integration. Furthermore, we introduce high-performance architectures for quantum-probabilistic computing with custom-designed accelerators to tackle today's industry-scale classical optimization, machine learning, and quantum simulation tasks in a cost-effective manner.