Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

arXiv:2310.00331 · International Journal of Quantum Information

Automated superconducting qubit characterization platform based on a modified 3D printer

Haochen Li, Soe Gon Yee Thant, Rainer Dumke

Published Sep 18, 2023• 0 citations
arXivHTMLPDF

Abstract

Josephson Junctions are important components in superconducting qubits. It introduces anharmonicity to the energy level spacings of the qubit which allow us to identify two unique quantum energy states for computing. It is difficult to fabricate multiple junctions within the same desired parameter range. Characterisation of the junctions is, therefore, a necessary step after fabrication. In particular, the critical current of the junctions is determined by measuring their normal state resistance. This is done via two-point or four-point resistance measurement at a manual probe station which is a time-consuming process, especially for wafer-scale fabrication. This bottleneck can be circumvented by automation with object detection. The base of the automated probe station is a 3D printer modified with multiple Arduino Uno microcontrollers and motorized linear stages. The automation process is achieved via auto-alignment of the probes and an automatic measurement procedure. As a result, the fully automated process will take about 27–29[Formula: see text]s to measure the resistance of one junction which saves 28%–51% of the time compared to the manual probe station and can be unsupervised. Due to the reuse of a commercial 3D printer, the cost of this system is 800 SGD which is much less than comparable commercial solutions.

DOI
10.1142/s0219749923500387

Related papers

Simplified Josephson-junction fabrication process for reproducibly high-performance superconducting qubits

Amr Osman, J. Simon, Andreas Bengtsson +7 more

We introduce a simplified fabrication technique for Josephson junctions and demonstrate superconducting Xmon qubits with T1 relaxation times averaging above 50 μs (Q>1.5×106). Current shadow-evaporation techniques for aluminum-based Josephson junctions require a separate lithography step to deposit a patch that makes a galvanic, superconducting connection between the junction electrodes and the circuit wiring layer. The patch connection eliminates parasitic junctions, which otherwise contribute significantly to dielectric loss. In our patch-integrated cross-type junction technique, we use one lithography step and one vacuum cycle to evaporate both the junction electrodes and the patch. This eliminates a key bottleneck in manufacturing superconducting qubits by reducing the fabrication time and cost. In a study of more than 3600 junctions, we show an average resistance variation of 3.7% on a wafer that contains forty 0.5×0.5-cm2 chips, with junction areas ranging between 0.01 and 0.16 μm2. The average on-chip spread in resistance is 2.7%, with 20 chips varying between 1.4% and 2%. For the junction sizes used for transmon qubits, we deduce a wafer-level transition-frequency variation of 1.7%–2.5%. We show that 60%–70% of this variation is attributed to junction-area fluctuations, while the rest is caused by tunnel-junction inhomogeneity. Such high frequency predictability is a requirement for scaling-up the number of qubits in a quantum computer.

arXiv:2011.05230•Applied Physics Letters•Feb 8, 2021•87 citations

Resist-free shadow deposition using silicon trenches for Josephson junctions in superconducting qubits

Tathagata Banerjee, Stephen Daniel Funni, Saswata Roy +2 more

Superconducting qubit fabrication innovations continue to be explored to achieve higher performance. Despite improvements to base layer fabrication and processing, resist-based Josephson junction (JJ) schemes have largely remained unchanged. The polymer mask during deposition causes chemical contamination and limits in situ and ex situ surface preparation, junction materials, and scalability. Here, we demonstrate a resist-free approach to junction fabrication based on etched silicon trenches that is CMOS compatible and easily integrated into existing innovations in qubit base layer fabrication and chemical processing. We fabricate Al-AlOx-Al JJs and qubits using this method, measuring median energy relaxation times up to 184 microseconds. We find minimal contamination at the substrate-metal interface and fluctuations of energy relaxation on a 35 hour timescale that are narrow and normally distributed. The method widens the process window for substrate preparation and new materials platforms.

quant-pharXiv:2604.09796•Nano Letters•Apr 14, 2026•0 citations

Coherent superconducting qubits from a subtractive junction fabrication process

Alexander Stehli, Jan David Brehm, Tim Wolz +6 more

Josephson tunnel junctions are the centerpiece of almost any superconducting electronic circuit, including qubits. Typically, the junctions for qubits are fabricated using shadow evaporation techniques to reduce dielectric loss contributions from the superconducting film interfaces. In recent years, however, sub-micrometer scale overlap junctions have started to attract attention. Compared to shadow mask techniques, neither an angle dependent deposition nor free-standing bridges or overlaps are needed, which are significant limitations for wafer-scale processing. This comes at the cost of breaking the vacuum during fabrication, but simplifies integration in multi-layered circuits and implementation of vastly different junction sizes and enables fabrication on a larger scale in an industrially standardized process. In this work, we demonstrate the feasibility of a subtractive process for the fabrication of overlap junctions. In an array of test contacts, we find low aging of the average normal state resistance of only 1.6% over 6 months. We evaluate the coherence properties of the junctions by employing them in superconducting transmon qubits. In time domain experiments, we find that both, the qubit life- and coherence time of our best device, are, on average, greater than 20 μs. Finally, we discuss potential improvements to our technique. This work paves the way toward a more standardized process flow with advanced materials and growth processes, and constitutes an important step for the large scale fabrication of superconducting quantum circuits.

arXiv:2006.16862•Applied Physics Letters•Sep 21, 2020•34 citations

Physics and technology of small Josephson junctions

Simon Schmidlin

The recent interest in developing highly controllable quantum bits (qubits) based on superconducting circuits makes it necessary to get a deeper understanding of the physics of small Josephson junctions. Such devices have to be wisely engineered and well isolated from the noisy environment to observe non-classical physics. In this thesis, a real-time noise analysis was implemented by an autocorrelation calculation to identify the type of environmental effects affecting a superconducting circuit. This was used during switching current measurements of small Josephson junctions to track the effects of unwanted signals and identify their frequency components. The temperature dependence of the switching current distribution was used to further characterise the small Josephson junctions. Furthermore the fabrication of smal1 Josephson junctions is further developed by analysing the reliability and reproducibility of them. A systematic approach is shown to solve typical fabrication problems for example identifying and reducing mechanical stress between resist layers. As Josephson junctions show quantum mechanical effects on a macroscopic scale they are used in a wide range of applications especially in superconducting circuits.

•Jan 1, 2013•2 citations

Fabrication of superconducting qubits and auxiliary devices with niobium base layer

Feifan Su, Zhaohua Yang, Shoukuan Zhao +3 more

Over the past two decades significant advances have been made in the research of superconducting quantum computing and quantum simulation, in particular of the device design and fabrication that leads to ever-increasing superconducting qubit coherence times and scales. With Google’s announcement of the realization of “quantum supremacy”, superconducting quantum computing has attracted even more attention. Superconducting qubits are macroscopic objects with quantum properties such as quantized energy levels and quantum-state superposition and entanglement. Their quantum states can be precisely manipulated by tuning the magnetic flux, charge, and phase difference of the Josephson junctions with nonlinear inductance through electromagnetic pulse signals, thereby implementing the quantum information processing. They have advantages in many aspects and are expected to become the central part of universal quantum computing. Superconducting qubits and auxiliary devices prepared with niobium or other hard metals like tantalum as bottom layers of large-area components have unique properties and potentials for further development. In this paper the research work in this area is briefly reviewed, starting from the design and working principle of a variety of superconducting qubits, to the detailed procedures of substrate selection and pretreatment, film growth, pattern transfer, etching, and Josephson junction fabrication, and finally the practical superconducting qubit and their auxiliary device fabrications with niobium base layers are also presented. We aim to provide a clear overview for the fabrication process of these superconducting devices as well as an outlook for further device improvement and optimization in order to help establish a perspective for future progress.

Acta Physica Sinica•Jan 1, 2022•0 citations

Wafer-Scale Characterization of a Superconductor Integrated Circuit Fabrication Process, Using a Cryogenic Wafer Prober

Joshua T. West, A. Kurlej, Alex Wynn +3 more

Using a fully automated cryogenic wafer prober, we measured superconductor fabrication process control monitors and simple integrated circuits on 200-mm wafers at 4.4 K, including SQIF-based magnetic field sensors, SQUID-based circuits for measuring inductors, Nb/Al-AlOx/Nb Josephson junctions, test structures for measuring critical current of superconducting wires and vias, resistors, etc., to demonstrate the feasibility of using the system for characterizing niobium superconducting devices and integrated circuits on a wafer scale. Data on the wafer-scale distributions of the residual magnetic field, junction tunnel resistance, energy gap, inductance of multiple Nb layers, and critical currents of interlayer vias are presented. A comparison with existing models is made. The wafers were fabricated in the SFQ5ee process, the fully planarized process with eight niobium layers and a layer of kinetic inductors, developed for superconductor electronics at MIT Lincoln Laboratory, Lexington, MA, USA. The cryogenic wafer prober was developed at HPD/FormFactor, Inc., Boulder, CO, USA.

arXiv:2112.00705•IEEE Transactions on Applied Superconductivity•May 5, 2022•15 citations
Josephson Junctions are important components in superconducting qubits. It introduces anharmonicity to the energy level spacings of the qubit which allow us to identify two unique quantum energy states for computing. It is difficult to fabricate multiple junctions within the same desired parameter range. Characterisation of the junctions is, therefore, a necessary step after fabrication. In particular, the critical current of the junctions is determined by measuring their normal state resistance. This is done via two-point or four-point resistance measurement at a manual probe station which is a time-consuming process, especially for wafer-scale fabrication. This bottleneck can be circumvented by automation with object detection. The base of the automated probe station is a 3D printer modified with multiple Arduino Uno microcontrollers and motorized linear stages. The automation process is achieved via auto-alignment of the probes and an automatic measurement procedure. As a result, the fully automated process will take about 27–29[Formula: see text]s to measure the resistance of one junction which saves 28%–51% of the time compared to the manual probe station and can be unsupervised. Due to the reuse of a commercial 3D printer, the cost of this system is 800 SGD which is much less than comparable commercial solutions.
We introduce a simplified fabrication technique for Josephson junctions and demonstrate superconducting Xmon qubits with T1 relaxation times averaging above 50 μs (Q>1.5×106). Current shadow-evaporation techniques for aluminum-based Josephson junctions require a separate lithography step to deposit a patch that makes a galvanic, superconducting connection between the junction electrodes and the circuit wiring layer. The patch connection eliminates parasitic junctions, which otherwise contribute significantly to dielectric loss. In our patch-integrated cross-type junction technique, we use one lithography step and one vacuum cycle to evaporate both the junction electrodes and the patch. This eliminates a key bottleneck in manufacturing superconducting qubits by reducing the fabrication time and cost. In a study of more than 3600 junctions, we show an average resistance variation of 3.7% on a wafer that contains forty 0.5×0.5-cm2 chips, with junction areas ranging between 0.01 and 0.16 μm2. The average on-chip spread in resistance is 2.7%, with 20 chips varying between 1.4% and 2%. For the junction sizes used for transmon qubits, we deduce a wafer-level transition-frequency variation of 1.7%–2.5%. We show that 60%–70% of this variation is attributed to junction-area fluctuations, while the rest is caused by tunnel-junction inhomogeneity. Such high frequency predictability is a requirement for scaling-up the number of qubits in a quantum computer.
Superconducting qubit fabrication innovations continue to be explored to achieve higher performance. Despite improvements to base layer fabrication and processing, resist-based Josephson junction (JJ) schemes have largely remained unchanged. The polymer mask during deposition causes chemical contamination and limits in situ and ex situ surface preparation, junction materials, and scalability. Here, we demonstrate a resist-free approach to junction fabrication based on etched silicon trenches that is CMOS compatible and easily integrated into existing innovations in qubit base layer fabrication and chemical processing. We fabricate Al-AlOx-Al JJs and qubits using this method, measuring median energy relaxation times up to 184 microseconds. We find minimal contamination at the substrate-metal interface and fluctuations of energy relaxation on a 35 hour timescale that are narrow and normally distributed. The method widens the process window for substrate preparation and new materials platforms.
Josephson tunnel junctions are the centerpiece of almost any superconducting electronic circuit, including qubits. Typically, the junctions for qubits are fabricated using shadow evaporation techniques to reduce dielectric loss contributions from the superconducting film interfaces. In recent years, however, sub-micrometer scale overlap junctions have started to attract attention. Compared to shadow mask techniques, neither an angle dependent deposition nor free-standing bridges or overlaps are needed, which are significant limitations for wafer-scale processing. This comes at the cost of breaking the vacuum during fabrication, but simplifies integration in multi-layered circuits and implementation of vastly different junction sizes and enables fabrication on a larger scale in an industrially standardized process. In this work, we demonstrate the feasibility of a subtractive process for the fabrication of overlap junctions. In an array of test contacts, we find low aging of the average normal state resistance of only 1.6% over 6 months. We evaluate the coherence properties of the junctions by employing them in superconducting transmon qubits. In time domain experiments, we find that both, the qubit life- and coherence time of our best device, are, on average, greater than 20 μs. Finally, we discuss potential improvements to our technique. This work paves the way toward a more standardized process flow with advanced materials and growth processes, and constitutes an important step for the large scale fabrication of superconducting quantum circuits.
The recent interest in developing highly controllable quantum bits (qubits) based on superconducting circuits makes it necessary to get a deeper understanding of the physics of small Josephson junctions. Such devices have to be wisely engineered and well isolated from the noisy environment to observe non-classical physics. In this thesis, a real-time noise analysis was implemented by an autocorrelation calculation to identify the type of environmental effects affecting a superconducting circuit. This was used during switching current measurements of small Josephson junctions to track the effects of unwanted signals and identify their frequency components. The temperature dependence of the switching current distribution was used to further characterise the small Josephson junctions. Furthermore the fabrication of smal1 Josephson junctions is further developed by analysing the reliability and reproducibility of them. A systematic approach is shown to solve typical fabrication problems for example identifying and reducing mechanical stress between resist layers. As Josephson junctions show quantum mechanical effects on a macroscopic scale they are used in a wide range of applications especially in superconducting circuits.
Over the past two decades significant advances have been made in the research of superconducting quantum computing and quantum simulation, in particular of the device design and fabrication that leads to ever-increasing superconducting qubit coherence times and scales. With Google’s announcement of the realization of “quantum supremacy”, superconducting quantum computing has attracted even more attention. Superconducting qubits are macroscopic objects with quantum properties such as quantized energy levels and quantum-state superposition and entanglement. Their quantum states can be precisely manipulated by tuning the magnetic flux, charge, and phase difference of the Josephson junctions with nonlinear inductance through electromagnetic pulse signals, thereby implementing the quantum information processing. They have advantages in many aspects and are expected to become the central part of universal quantum computing. Superconducting qubits and auxiliary devices prepared with niobium or other hard metals like tantalum as bottom layers of large-area components have unique properties and potentials for further development. In this paper the research work in this area is briefly reviewed, starting from the design and working principle of a variety of superconducting qubits, to the detailed procedures of substrate selection and pretreatment, film growth, pattern transfer, etching, and Josephson junction fabrication, and finally the practical superconducting qubit and their auxiliary device fabrications with niobium base layers are also presented. We aim to provide a clear overview for the fabrication process of these superconducting devices as well as an outlook for further device improvement and optimization in order to help establish a perspective for future progress.
Using a fully automated cryogenic wafer prober, we measured superconductor fabrication process control monitors and simple integrated circuits on 200-mm wafers at 4.4 K, including SQIF-based magnetic field sensors, SQUID-based circuits for measuring inductors, Nb/Al-AlOx/Nb Josephson junctions, test structures for measuring critical current of superconducting wires and vias, resistors, etc., to demonstrate the feasibility of using the system for characterizing niobium superconducting devices and integrated circuits on a wafer scale. Data on the wafer-scale distributions of the residual magnetic field, junction tunnel resistance, energy gap, inductance of multiple Nb layers, and critical currents of interlayer vias are presented. A comparison with existing models is made. The wafers were fabricated in the SFQ5ee process, the fully planarized process with eight niobium layers and a layer of kinetic inductors, developed for superconductor electronics at MIT Lincoln Laboratory, Lexington, MA, USA. The cryogenic wafer prober was developed at HPD/FormFactor, Inc., Boulder, CO, USA.