Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

arXiv:2009.04584 · Quantum Information Processing

Design of a quantum repeater using quantum circuits and benchmarking its performance on an IBM quantum computer

Sowmitra Das, Md. Saifur Rahman, Mahbub Alam Majumdar

Published Jul 1, 2021• 18 citations
arXivHTMLPDF
DOI
10.1007/s11128-021-03189-8

Related papers

Demonstration of entanglement purification and swapping protocol to design quantum repeater in IBM quantum computer

Bikash K. Behera, Swarnadeep Seth, Antariksha Das +1 more

arXiv:1712.00854•Quantum Information Processing•Mar 1, 2019•74 citations

A Novel Design of Reversible Adder - Subtractor Circuit Using IBM Qiskit

Anupam Patra, Agniswar Banerjee, Debmalya Dash +2 more

Quantum processors are a central element of a quantum computer. Processors are responsible for performing the fundamental operations like addition, subtraction, etc. of any computer. This also involves the arithmetic unit and has a different configuration for the quantum computer than for a classical computer. Multiplication is essentially repeated addition and division is repeated subtraction. But for quantum computer other methodologies have to be used for arithmetic. In this paper a Quantum Full Adder/Subtractor Circuit, using the reversible Peres Gate, R3Gate and a NOT Gate, is proposed. So, the proposed design can be used for both modes, adder and subtractor on quantum operation. The authors have also compared proposed design with other designs reported, in terms of Gate count, Garbage bits, Quantum cost and Delay. The authors have achieved a 62.5% increment in delay and a low power computing reversible logic in which the computation is faster and energy efficient. Using IBM Qiskit, the authors have created and tested the circuit.

International Conference on Control, Computing, Communication and Materials (ICCCCM)•Aug 10, 2024•0 citations

Quantum repeater development for quantum communication network

Yu Mimura, Tomoki Takahashi, Yuhei Sekiguchi +1 more

The Japan Society of Applied Physics•Jul 6, 2021•0 citations

Quantum circuits design and simulation

Fatma Hamzaoui, Roselyne Chotin-Avot, Mohsen Machhout +2 more

•Jun 1, 2011•0 citations

Quantum Circuits: Designing on IBM Quantum Computerto Perform Quantum Computational and QuantumInformational Tasks

Bikash K. Behera, Supervisor Prof. Prasanta K. Panigrahi

It’s obvious to ask what to do if we are given a quantum computer. Here, we present a number of quantum tasks which have been performed on a quantum computer. Some practical applications like quantum cheque, quantum locker and quantum OTP have been experimentally realized using IBM’s 5 qubit quantum computer. The above applications can together act as a quantum banking system. Simulating quantum physics is another area of great interest. Quantum tunneling has been simulated on the quantum computer to show it’s quantum nature and potential applications. Quantum devices such as quantum repeater, and quantum router play key roles in a quantum network for long distance communication. These devices have been designed using IBM’s quantum computer. Recent trends like quantum machine learning and quantum artificial intelligence have significant applications e.g., classification of big data, recognizing hand written pattern, quantum image processing etc. All the above tasks can be efficiently simulated in a quantum computer, provided we have a basic background of quantum circuits and quantum gates.

•Jun 1, 2018•0 citations

Featuremetric benchmarking: Quantum computer benchmarks based on circuit features

Timothy J Proctor, Tran, Anh, Xingxin Liu +4 more

Benchmarks that concisely summarize the performance of many-qubit quantum computers are essential for measuring progress towards the goal of useful quantum computation. In this work, we present a benchmarking framework that is based on quantifying how a quantum computer's performance on quantum circuits varies as a function of features of those circuits, such as circuit depth, width, two-qubit gate density, problem input size, or algorithmic depth. Our featuremetric benchmarking framework generalizes volumetric benchmarking -- a widely-used methodology that quantifies performance versus circuit width and depth -- and we show that it enables richer and more faithful models of quantum computer performance. We demonstrate featuremetric benchmarking with example benchmarks run on IBM Q and IonQ systems of up to 27 qubits, and we show how to produce performance summaries from the data using Gaussian process regression. Our data analysis methods are also of interest in the special case of volumetric benchmarking, as they enable the creation of intuitive two-dimensional capability regions using data from few circuits.

arXiv:2504.12575•Apr 17, 2025•0 citations
Quantum processors are a central element of a quantum computer. Processors are responsible for performing the fundamental operations like addition, subtraction, etc. of any computer. This also involves the arithmetic unit and has a different configuration for the quantum computer than for a classical computer. Multiplication is essentially repeated addition and division is repeated subtraction. But for quantum computer other methodologies have to be used for arithmetic. In this paper a Quantum Full Adder/Subtractor Circuit, using the reversible Peres Gate, R3Gate and a NOT Gate, is proposed. So, the proposed design can be used for both modes, adder and subtractor on quantum operation. The authors have also compared proposed design with other designs reported, in terms of Gate count, Garbage bits, Quantum cost and Delay. The authors have achieved a 62.5% increment in delay and a low power computing reversible logic in which the computation is faster and energy efficient. Using IBM Qiskit, the authors have created and tested the circuit.
It’s obvious to ask what to do if we are given a quantum computer. Here, we present a number of quantum tasks which have been performed on a quantum computer. Some practical applications like quantum cheque, quantum locker and quantum OTP have been experimentally realized using IBM’s 5 qubit quantum computer. The above applications can together act as a quantum banking system. Simulating quantum physics is another area of great interest. Quantum tunneling has been simulated on the quantum computer to show it’s quantum nature and potential applications. Quantum devices such as quantum repeater, and quantum router play key roles in a quantum network for long distance communication. These devices have been designed using IBM’s quantum computer. Recent trends like quantum machine learning and quantum artificial intelligence have significant applications e.g., classification of big data, recognizing hand written pattern, quantum image processing etc. All the above tasks can be efficiently simulated in a quantum computer, provided we have a basic background of quantum circuits and quantum gates.
Benchmarks that concisely summarize the performance of many-qubit quantum computers are essential for measuring progress towards the goal of useful quantum computation. In this work, we present a benchmarking framework that is based on quantifying how a quantum computer's performance on quantum circuits varies as a function of features of those circuits, such as circuit depth, width, two-qubit gate density, problem input size, or algorithmic depth. Our featuremetric benchmarking framework generalizes volumetric benchmarking -- a widely-used methodology that quantifies performance versus circuit width and depth -- and we show that it enables richer and more faithful models of quantum computer performance. We demonstrate featuremetric benchmarking with example benchmarks run on IBM Q and IonQ systems of up to 27 qubits, and we show how to produce performance summaries from the data using Gaussian process regression. Our data analysis methods are also of interest in the special case of volumetric benchmarking, as they enable the creation of intuitive two-dimensional capability regions using data from few circuits.