Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Quantum 2.0 Conference and Exhibition

FPGA-based, dual core architecture for truly random-encoded qubit streaming

Andrea Stanco, Francesco B. L. Santagiustina, Luca Calderaro, Marco Avesani, Tommaso Bertapelle, Daniele Dequal, Giuseppe Vallone, Paolo Villoresi

Published Jan 1, 2022• 0 citations
Publisher

Abstract

We present an FPGA-based, dual core system able to continuously operate with a true randomness source that fully provides the information to encode the qubits for a Quantum Key Distribution transmitter without expansion algorithms.
DOI
10.1364/quantum.2022.qw4a.6

Related papers

High-speed quantum random number generation

Michael A. Wayne, Evan R. Jeffrey, Gleb M. Akelsrod +1 more

We present a quantum random number generator based on randomness in photon emission and detection. Using a single-photon counter and FPGA-based data processing allows for a convenient implementation that outputs data at 40 Mbit/s.

Conference on Lasers and Electro-Optics•May 1, 2008•0 citations

Versatile and Concurrent FPGA-Based Architecture for Practical Quantum Communication Systems

Andrea Stanco, Francesco B. L. Santagiustina, Luca Calderaro +5 more

This article presents a hardware and software architecture, which can be used in those systems that implement practical quantum key distribution (QKD) and quantum random-number generation (QRNG) schemes. This architecture fully exploits the capability of a System on a Chip (SoC), which comprehends both a field-programmable gate array (FPGA) and a dual-core CPU unit. By assigning the time-related tasks to the FPGA and the management to the CPU, we built a flexible system with optimized resource sharing on a commercial off-the-shelf (COTS) evaluation board, which includes an SoC. Furthermore, by changing the dataflow direction, the versatile system architecture can be exploited as a QKD transmitter, QKD receiver, and QRNG control-acquiring unit. Finally, we exploited the dual-core functionality and realized a concurrent stream device to implement a practical QKD transmitter, where one core continuously receives fresh data at a sustained rate from an external QRNG source, while the other operates with the FPGA to drive the qubit transmission to the QKD receiver. The system was successfully tested on a long-term run proving its stability and security. This demonstration paves the way toward a more secure QKD implementation, with fully unconditional security as the QKD states are entirely generated by a true random process and not by deterministic expansion algorithms. Eventually, this enables the realization of a standalone quantum transmitter, including both the random numbers and the qubit generation.

arXiv:2107.01857•IEEE Transactions on Quantum Engineering•Jan 1, 2022•31 citations

WITHDRAWN: FPGA Based Architecture for Quantum Communication System

Noorulden Basil

Abstract This paper presents the equipment and programming design that can be utilized in these frameworks which carries out pragmatic quantum key conveyance (QKD) and quantum arbitrary number age (QRNG). Plans This engineering makes the most of the capacities of the framework on a chip (SoC) that executes Programmable door cluster (FPGA) and double center CPU. Relegating time-bound errands For FPGA and CPU the executives, we have made an adaptable framework with ideal asset designation. A business off-the-rack (COTS) assessment board that incorporates the SoC. Likewise with a change For information stream, the general framework design can be utilized as QKD transmitter, QKD collector. what's more, the control and acknowledgment unit QRNG. At last, we utilized double center execution and saw the synchronization QKD carries out equipment streams to execute stream dispatchers where the bit is continually getting new information. One runs at a decent rate from an outside QRNG source and different sudden spikes in demand for a FPGA Communicating a qubit to a QKD collector. The framework was effectively tried during a long exhibit Its strength and security. This confirmation prepares for a safer execution of QKD. Since QKD states are produced by a totally evident stochastic interaction with genuine outright security Not with explicit augmentation components. At last, it permits us to see a singular amount The transmitter incorporates arbitrary numbers and qubit age.

•Jan 11, 2023•0 citations

FPGA based digital phase-coding quantum key distribution system

Xiao-Ming Lu, Lijun Zhang, Yonggang Wang +9 more

Science China Physics Mechanics and Astronomy•Dec 1, 2015•18 citations

An FPGA-based quantum feedback system for real-time qubit control

Unpil Baek, Yilun Xu, Gang Huang +2 more

Bulletin of the American Physical Society•Mar 7, 2019•0 citations

Design of Gaussian modulator for continuous-variable quantum key distribution

Xiunan Sun, Hao Liang

The continuous-variable quantum key distribution experimental system requires the randomness and speed of a Gaussian modulator. We present the hardware design for a Gaussian random number (GRN) generator based on the Box–Muller method, which can be implemented on a field-programmable gate array (FPGA). An external high-speed true random number generator application-specific integrated circuit (ASIC) is used to this end. The ASIC operates faster and more independently compared with other Gaussian algorithms based on a linear feedback shift register. The trigonometric and logarithmic functions are calculated using the nonuniform piecewise linear approximation. The calculation of the Gaussian random modulus and phase value is realized using this hardware. Compared with an arbitrary waveform generator, the GRN can be uploaded to a computer to estimate the security key rate. Furthermore, the GRN generator accurately provides a Gaussian probability density function that passes the Jarque–Bera inspection and Lilliefors tests. The proposed FPGA-based system is demonstrated to convert eight-channel 320-Mbps uniform random numbers to 40-MHz 16-bit GRN in real time. Finally, the control of the optical module and Gaussian modulation is realized via the FPGA-based outputs of four dual-channel, 16-bit, 1-giga samples per second digital-to-analog converters.

Optical Engineering•Dec 29, 2021•1 citation
This article presents a hardware and software architecture, which can be used in those systems that implement practical quantum key distribution (QKD) and quantum random-number generation (QRNG) schemes. This architecture fully exploits the capability of a System on a Chip (SoC), which comprehends both a field-programmable gate array (FPGA) and a dual-core CPU unit. By assigning the time-related tasks to the FPGA and the management to the CPU, we built a flexible system with optimized resource sharing on a commercial off-the-shelf (COTS) evaluation board, which includes an SoC. Furthermore, by changing the dataflow direction, the versatile system architecture can be exploited as a QKD transmitter, QKD receiver, and QRNG control-acquiring unit. Finally, we exploited the dual-core functionality and realized a concurrent stream device to implement a practical QKD transmitter, where one core continuously receives fresh data at a sustained rate from an external QRNG source, while the other operates with the FPGA to drive the qubit transmission to the QKD receiver. The system was successfully tested on a long-term run proving its stability and security. This demonstration paves the way toward a more secure QKD implementation, with fully unconditional security as the QKD states are entirely generated by a true random process and not by deterministic expansion algorithms. Eventually, this enables the realization of a standalone quantum transmitter, including both the random numbers and the qubit generation.
Abstract This paper presents the equipment and programming design that can be utilized in these frameworks which carries out pragmatic quantum key conveyance (QKD) and quantum arbitrary number age (QRNG). Plans This engineering makes the most of the capacities of the framework on a chip (SoC) that executes Programmable door cluster (FPGA) and double center CPU. Relegating time-bound errands For FPGA and CPU the executives, we have made an adaptable framework with ideal asset designation. A business off-the-rack (COTS) assessment board that incorporates the SoC. Likewise with a change For information stream, the general framework design can be utilized as QKD transmitter, QKD collector. what's more, the control and acknowledgment unit QRNG. At last, we utilized double center execution and saw the synchronization QKD carries out equipment streams to execute stream dispatchers where the bit is continually getting new information. One runs at a decent rate from an outside QRNG source and different sudden spikes in demand for a FPGA Communicating a qubit to a QKD collector. The framework was effectively tried during a long exhibit Its strength and security. This confirmation prepares for a safer execution of QKD. Since QKD states are produced by a totally evident stochastic interaction with genuine outright security Not with explicit augmentation components. At last, it permits us to see a singular amount The transmitter incorporates arbitrary numbers and qubit age.
The continuous-variable quantum key distribution experimental system requires the randomness and speed of a Gaussian modulator. We present the hardware design for a Gaussian random number (GRN) generator based on the Box–Muller method, which can be implemented on a field-programmable gate array (FPGA). An external high-speed true random number generator application-specific integrated circuit (ASIC) is used to this end. The ASIC operates faster and more independently compared with other Gaussian algorithms based on a linear feedback shift register. The trigonometric and logarithmic functions are calculated using the nonuniform piecewise linear approximation. The calculation of the Gaussian random modulus and phase value is realized using this hardware. Compared with an arbitrary waveform generator, the GRN can be uploaded to a computer to estimate the security key rate. Furthermore, the GRN generator accurately provides a Gaussian probability density function that passes the Jarque–Bera inspection and Lilliefors tests. The proposed FPGA-based system is demonstrated to convert eight-channel 320-Mbps uniform random numbers to 40-MHz 16-bit GRN in real time. Finally, the control of the optical module and Gaussian modulation is realized via the FPGA-based outputs of four dual-channel, 16-bit, 1-giga samples per second digital-to-analog converters.