IEEE Transactions on Quantum Engineering

Pauli Error Propagation-Based Gate Rescheduling for Quantum Circuit Error Mitigation

Vedika Saravanan, Samah Mohamed Saeed

Published Jan 1, 2022• 6 citations

Abstract

Noisy intermediate-scale quantum algorithms, which run on noisy quantum computers, should be carefully designed to boost the output state fidelity. While several compilation approaches have been proposed to minimize circuit errors, they often omit the detailed circuit structure information that does not affect the circuit depth or the gate count. In the presence of spatial variation in the error rate of the quantum gates, adjusting the circuit structure can play a major role in mitigating errors. In this article, we exploit the freedom of gate reordering based on the commutation rules to show the impact of gate error propagation paths on the output state fidelity of the quantum circuit, propose advanced predictive techniques to project the success rate of the circuit, and develop a new compilation phase postquantum circuit mapping to improve its reliability. Our proposed approaches have been validated using a variety of quantum circuits with different success metrics, which are executed on IBM quantum computers. Our results show that rescheduling quantum gates based on their error propagation paths can significantly improve the fidelity of the quantum circuit in the presence of variable gate error rates.

DOI: 10.1109/tqe.2022.3161197

Related papers

Pauli Error Propagation-Based Gate Reschedulingfor Quantum Circuit Error Mitigation

Vedika Saravanan, Samah Mohamed Saeed

Noisy Intermediate-Scale Quantum (NISQ) algorithms, which run on noisy quantum computers should be carefully designed to boost the output state fidelity. While several compilation approaches have been proposed to minimize circuit errors, they often omit the detailed circuit structure information that does not affect the circuit depth or the gate count. In the presence of spatial variation in the error rate of the quantum gates, adjusting the circuit structure can play a major role in mitigating errors. In this paper, we exploit the freedom of gate reordering based on the commutation rules to show the impact of gate error propagation paths on the output state fidelity of the quantum circuit, propose advanced predictive techniques to project the success rate of the circuit, and develop a new compilation phase post-quantum circuit mapping to improve its reliability. Our proposed approaches have been validated using a variety of quantum circuits with different success metrics, which are executed on IBM quantum computers. Our results show that rescheduling quantum gates based on their error propagation paths can significantly improve the fidelity of the quantum circuit in the presence of variable gate error rates.

arXiv:2201.12946Jan 31, 20221 citation

Automated Flag Qubit Insertion for Reliable Quantum Circuit Output

Nikita Acharya, Samah Mohamed Saeed

Quantum circuit compilers play an important role in mitigating errors of quantum circuits executed on Noisy Intermediate-Scale Quantum (NISQ) computers. The compiler maps the quantum algorithm into a physical quantum circuit that satisfies the physical constraints of NISQ architecture. However, the reliability of NISQ computers is still very challenging. In this work, we design a new class of quantum test circuits using flag qubits based on error propagation. Furthermore, we automate the test point insertion. Our approach can detect errors at different points in the circuit to assess its output reliability. The goal is to select a qubit allocation that improves the quantum circuit output fidelity. We show the effectiveness of our approach using an IBM quantum computer and a noisy simulator.

IEEE Computer Society Annual Symposium on VLSIJul 1, 20214 citations

Circuit Compilation Methodologies for Quantum Approximate Optimization Algorithm

Mahabubul Alam, Abdullah Ash Saki, Swaroop Ghosh

The quantum approximate optimization algorithm (QAOA) is a promising quantum-classical hybrid algorithm to solve hard combinatorial optimization problems. The multi-qubit CPHASE gates used in the quantum circuit for QAOA are commutative i.e., the order of the gates can be altered without changing the output state. This re-ordering leads to the execution of more gates in parallel and a smaller number of additional SWAP gates to compile the QAOA-circuit. Consequently, the circuit-depth and cumulative gate-count become lower which is beneficial for circuit execution time and noise resilience. A less number of gates indicates a lower accumulation of gate-errors, and a reduced circuit-depth means less decoherence time for the qubits. However, finding the best-ordered circuit is a difficult problem and does not scale well with circuit size. This paper presents four generic methodologies to optimize QAOA-circuits by exploiting gate re-ordering. We demonstrate a reduction in gate-count by ≈23.0% and circuit-depth by ≈53.0% on average over a conventional approach without incurring any compilation-time penalty. We also present a variation-aware compilation which enhances the compiled circuit success probability by ≈62.7% for the target hardware over the variation unaware approach. A new metric, Approximation Ratio Gap (ARG), is proposed to validate the quality of the compiled QAOA-circuit instances on actual devices. Hardware implementation of a number of QAOA instances shows ≈25.8% improvement in the proposed metric on average over the conventional approach on ibmq 16 melbourne.

IEEE/ACM International Symposium on Microarchitecture (MICRO)Oct 1, 202071 citations

Quantum circuit compilers using gate commutation rules

Toshinari Itoko, Rudy Raymond, Takashi Imamichi +2 more

The use of noisy intermediate-scale quantum computers (NISQCs), which consist of dozens of noisy qubits with limited coupling constraints, has been increasing. A circuit compiler, which transforms an input circuit into an equivalent output circuit conforming the coupling constraints with as few additional gates as possible, is essential for running applications on NISQCs. We propose a formulation and two algorithms exploiting gate commutation rules to obtain a better circuit compiler.

Asia and South Pacific Design Automation Conference (ASP-DAC)Jan 18, 201950 citations

Error-Resilient Quantum Compiler Design for Efficient Qubit Mapping, Gate Optimization, and Noise Mitigation in NISQ-Era Devices,

Beyza Altan

The rapid evolution of Noisy Intermediate-Scale Quantum (NISQ) devices has intensified the need for robust compilation strategies capable of mitigating hardware-induced errors while maximizing computational efficiency. Quantum compilers play a pivotal role in translating high-level quantum algorithms into hardware-executable instructions, yet they face significant challenges related to qubit connectivity constraints, limited coherence times, and stochastic noise. This paper examines error-resilient quantum compiler design for efficient qubit mapping, gate optimization, and noise mitigation in NISQ-era devices, proposing a framework that integrates topology-aware mapping, adaptive gate synthesis, and probabilistic error suppression techniques. By synthesizing advances in quantum circuit optimization, hardware-aware scheduling, and hybrid classical–quantum error correction strategies, the study evaluates how compiler-level innovations can substantially enhance execution fidelity and resource efficiency. The findings suggest that intelligent compiler architectures are critical enablers of practical quantum advantage during the transitional NISQ phase, bridging theoretical algorithm design with real-world hardware constraints.

Next generation.Feb 20, 20260 citations

Adaptive Quantum Circuit Compilation with Error Mitigation

Jincheng Zhang

Quantum circuit compilation is a fundamental step in quantum computing, translating high-level quantum algorithms into sequences of gates executable on a specific quantum hardware. However, current compilation methods often employ static decompositions, neglecting the inherent noise characteristics of quantum devices, leading to suboptimal circuit designs and reduced fidelity. This work proposes a novel adaptive quantum circuit compilation strategy that dynamically adjusts circuit decompositions in real-time, based on continuous monitoring of hardware noise profiles. The core of this approach lies in integrating quantum error mitigation techniques with a feedback loop that iteratively refines the circuit design to minimize the detrimental effects of noise. We introduce a framework for evaluating the effectiveness of this adaptive compilation process, demonstrating potential improvements in circuit fidelity and execution time. This research directly addresses the critical need for real-time adaptive compilation, a cornerstone for the practical realization of fault-tolerant quantum computing. The presented methodology offers a promising path towards more efficient and robust quantum algorithms, ultimately contributing to the advancement of quantum information processing.

Sep 7, 20260 citations