International Journal of Theoretical Physics

Designing of Parity Preserving Reversible Vedic Multiplier

Meysam Rashno, Majid Haghparast, Mohammad Mosleh

Published Jul 13, 2021• 7 citations

Related papers

Design and Implementation of Efficient Vedic Multiplier Using Reversible Logic

P. Saravanan, P. Chandrasekar, Livya Chandran +2 more

Reversible and fault-tolerant Vedic multiplier with low quantum cost

Shekoofeh Moghimi, Negin Mashayekhi, Mohammad Reza Reshadinezhad

Novel Optimum Parity-Preserving Reversible Multiplier Circuits

Ehsan PourAliAkbar, Keivan Navi, Majid Haghparast +1 more

A Review on Multiplier based on Reversible Logic Gate and Vedic Algorithm for Quantum Computing

Akansha Sahu, Anil Kumar Sahu, SSGI

Novel parity-preserving reversible logic array multipliers

Mojtaba Valinataj

Design and Implementation of Vedic Algorithm using Reversible Logic Gates

Hemangi P. Patil