Circuits Systems and Signal Processing

Novel Optimum Parity-Preserving Reversible Multiplier Circuits

Ehsan PourAliAkbar, Keivan Navi, Majid Haghparast, Midia Reshadi

Published Apr 8, 2020• 18 citations

Related papers

Novel parity-preserving reversible logic array multipliers

Mojtaba Valinataj

Designing of Parity Preserving Reversible Vedic Multiplier

Meysam Rashno, Majid Haghparast, Mohammad Mosleh

Designing Parity Preserving Reversible Circuits

Goutam Paul, Anupam Chattopadhyay, Chander Chandak

A new design of parity-preserving reversible multipliers based on multiple-control toffoli synthesis targeting emerging quantum circuits

Mojtaba Noorallahzadeh, Mohammad Mosleh, Kamalika Datta

Novel Parity-Preserving Designs of Reversible 4-Bit Comparator

Xuemei Qi, Fulong Chen, Hongtao Wang +2 more

Fault Tolerant Parity Preserving Reversible Logic

M. Poornima, M. S. Suma