Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Digital Control of Superconducting Quantum Bits

Edward Leonard

Published Jan 1, 2018• 3 citations
OpenAlex

Related papers

Measurement and Control of Superconducting Qubits Using Single Flux Quantum Digital Logic

Matthew J. Beck

Bulletin of the American Physical Society•Mar 7, 2018•0 citations

9 bit superconductive single‐flux‐quantum digital‐to‐analogue converter

Yoshinao Mizugaki, Yasuyuki Takahashi, Hiroshi Shimada +1 more

The design and operation of a 9 bit superconductive single‐flux‐quantum (SFQ) digital‐to‐analogue converter (DAC) are presented. The DAC comprises a 9 bit variable SFQ pulse number multiplier and a 100‐fold voltage multiplier. An SFQ pulse‐frequency modulation technique is employed for coding the analogue output voltage. The DAC is fabricated using an Nb Josephson integration technology. Its output voltage waveform, the amplitude of which is up to 2.54 m V pp , is controlled by digital input signals from a room‐temperature data generator.

Electronics Letters•Oct 1, 2014•17 citations

Technologies for Superconducting Quantum Bits

Eisuke Abe, Shuhei Tamate

Journal of the Japan Society for Precision Engineering•Dec 4, 2019•0 citations

Superconducting direct digital synthesizer

A. Spooner, Binneg Y. Lao, Dave Rowe +5 more

Communications transmitters, receivers, radar applications, and related test equipment require precise control over generated frequencies which can be provided by digital synthesis. Superconductivity technology offers to greatly improve the operational frequency range at a tiny fraction of the power of present GaAs and Si digital frequency synthesizers, an important consideration for systems with multiple receiver elements and satellite applications. We designed, fabricated, and tested a digital superconducting frequency synthesizer on a 1-cm square substrate in niobium technology and tested at 4 Kelvin. The chip contains a 12-bit pipelined MVTL incremental phase accumulator (simple expansion to 32 bits achieves one part in 4.3/spl times/10/sup 9/ frequency resolution). The most significant 10-bits of the accumulated phase proceed to a Sine ROM which is based on SQUID cells and employs data compression to minimize circuit size. An 8-bit ROM output word proceeds to a superconducting D/A converter to construct the analog output waveform which updates each clock cycle. We have operated the entire superconducting synthesizer above 1 GHz. Our performance goal with present fabrication technology is /spl ges/4 GHz operation.

IEEE Transactions on Applied Superconductivity•Jun 1, 1997•6 citations

Superconducting quantum bits

Michel Devoret

Bulletin of the American Physical Society•Mar 22, 2005•0 citations

Superconducting quantum bits

John L. Clarke, Frank K. Wilhelm

Nature•Jun 1, 2008•2,077 citations
The design and operation of a 9 bit superconductive single‐flux‐quantum (SFQ) digital‐to‐analogue converter (DAC) are presented. The DAC comprises a 9 bit variable SFQ pulse number multiplier and a 100‐fold voltage multiplier. An SFQ pulse‐frequency modulation technique is employed for coding the analogue output voltage. The DAC is fabricated using an Nb Josephson integration technology. Its output voltage waveform, the amplitude of which is up to 2.54 m V pp , is controlled by digital input signals from a room‐temperature data generator.
Communications transmitters, receivers, radar applications, and related test equipment require precise control over generated frequencies which can be provided by digital synthesis. Superconductivity technology offers to greatly improve the operational frequency range at a tiny fraction of the power of present GaAs and Si digital frequency synthesizers, an important consideration for systems with multiple receiver elements and satellite applications. We designed, fabricated, and tested a digital superconducting frequency synthesizer on a 1-cm square substrate in niobium technology and tested at 4 Kelvin. The chip contains a 12-bit pipelined MVTL incremental phase accumulator (simple expansion to 32 bits achieves one part in 4.3/spl times/10/sup 9/ frequency resolution). The most significant 10-bits of the accumulated phase proceed to a Sine ROM which is based on SQUID cells and employs data compression to minimize circuit size. An 8-bit ROM output word proceeds to a superconducting D/A converter to construct the analog output waveform which updates each clock cycle. We have operated the entire superconducting synthesizer above 1 GHz. Our performance goal with present fabrication technology is /spl ges/4 GHz operation.