Proceedings of the IEICE General Conference

C-8-3 Design of an SFQ Voltage Multiplier Utilizing a Higher-Order Step

Yoko Namatame, Kazuyuki Kato, Masataka Moriya, Koichi Usami, Tadayuki Kobayashi, Yoshinao Mizugaki, Masaaki Maezawa

Published Mar 8, 2006• 0 citations

Related papers

A Compact Voltage Pulse Multiplier for SFQ Circuit Readout

Sasan Razmkhah, Ali Bozbey, Pascal Febvre

Operation of 1000-fold voltage multiplier using SFQ reflection at under-damped junctions

Yusuke Sato, Moriya Masataka, Shimada Hiroshi +2 more

Design and operation of 6-bit variable SFQ pulse number multiplier

Yoshitaka Takahashi, Moriya Masataka, Shimada Hiroshi +2 more

C-8-14 Design and Operation of 6-bit Variable SFQ Pulse Number Multiplier

Yoshinao Mizugaki, Jun Saito, Masataka Moriya +1 more

Operation of Variable SFQ Pulse Number Multiplier Designed for D/A Converter

Jun Saito, Takeyuki Tanaka, Masataka Moriya +3 more

Design and functional tests of variable SFQ pulse number multiplier

J. Saito, T. Tanaka, Masataka Moriya +3 more