Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Proceedings of the Society Conference of IEICE

C-8-14 Design and Operation of 6-bit Variable SFQ Pulse Number Multiplier

Yoshinao Mizugaki, Jun Saito, Masataka Moriya, Masaaki Maezawa

Published Aug 30, 2011• 0 citations
OpenAlex

Related papers

Design and operation of 6-bit variable SFQ pulse number multiplier

Yoshitaka Takahashi, Moriya Masataka, Shimada Hiroshi +2 more

IEICE Technical Report; IEICE Tech. Rep.•Oct 18, 2012•0 citations

Operation of Variable SFQ Pulse Number Multiplier Designed for D/A Converter

Jun Saito, Takeyuki Tanaka, Masataka Moriya +3 more

IEICE Technical Report; IEICE Tech. Rep.•Jan 13, 2010•0 citations

Design and functional tests of variable SFQ pulse number multiplier

J. Saito, T. Tanaka, Masataka Moriya +3 more

Physica C Superconductivity•May 21, 2011•6 citations

High-Throuput Bit-Slice Multipliers Using SFQ Circuits

遥平 成瀬, Nobutaka Kito, Takagi Naofumi

IEICE Technical Report; IEICE Tech. Rep.•Jul 6, 2011•0 citations

9 bit superconductive single‐flux‐quantum digital‐to‐analogue converter

Yoshinao Mizugaki, Yasuyuki Takahashi, Hiroshi Shimada +1 more

The design and operation of a 9 bit superconductive single‐flux‐quantum (SFQ) digital‐to‐analogue converter (DAC) are presented. The DAC comprises a 9 bit variable SFQ pulse number multiplier and a 100‐fold voltage multiplier. An SFQ pulse‐frequency modulation technique is employed for coding the analogue output voltage. The DAC is fabricated using an Nb Josephson integration technology. Its output voltage waveform, the amplitude of which is up to 2.54 m V pp , is controlled by digital input signals from a room‐temperature data generator.

Electronics Letters•Oct 1, 2014•17 citations

Design and Operation of 64-Fold Variable Single-Flux-Quantum Pulse-Number Multiplier

Yoshinao Mizugaki, Jun Saito, Masataka Moriya +1 more

One of the unique applications of the single-flux-quantum (SFQ) circuitry is a digital-to-analog converter (DAC) with fundamental accuracy based on the Josephson effect. Recently, we have proposed a DAC based on frequency modulation of the output SFQ pulse train. A variable SFQ pulse-number multiplier (PNM) is a key component for the frequency-modulation DAC. In this paper, we report our design and test of a variable PNM in which the multiplication factor is determined by the sum of selected SFQ trains coming from a series array of toggle flip-flops. A 64-fold variable PNM is designed and tested using chips based on Nb. The low-speed test shows its correct functions of variable multiplication of one- to 64-fold. The high-speed test demonstrates the operation of output SFQ repetition frequency up to 0.82 GHz for 64-fold multiplication.

IEEE Transactions on Applied Superconductivity•Oct 5, 2011•9 citations
The design and operation of a 9 bit superconductive single‐flux‐quantum (SFQ) digital‐to‐analogue converter (DAC) are presented. The DAC comprises a 9 bit variable SFQ pulse number multiplier and a 100‐fold voltage multiplier. An SFQ pulse‐frequency modulation technique is employed for coding the analogue output voltage. The DAC is fabricated using an Nb Josephson integration technology. Its output voltage waveform, the amplitude of which is up to 2.54 m V pp , is controlled by digital input signals from a room‐temperature data generator.
One of the unique applications of the single-flux-quantum (SFQ) circuitry is a digital-to-analog converter (DAC) with fundamental accuracy based on the Josephson effect. Recently, we have proposed a DAC based on frequency modulation of the output SFQ pulse train. A variable SFQ pulse-number multiplier (PNM) is a key component for the frequency-modulation DAC. In this paper, we report our design and test of a variable PNM in which the multiplication factor is determined by the sum of selected SFQ trains coming from a series array of toggle flip-flops. A 64-fold variable PNM is designed and tested using chips based on Nb. The low-speed test shows its correct functions of variable multiplication of one- to 64-fold. The high-speed test demonstrates the operation of output SFQ repetition frequency up to 0.82 GHz for 64-fold multiplication.