Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Quantum Information Processing

Towards quantum reversible ternary coded decimal adder

Majid Haghparast, Robert Wille, Asma Taheri Monfared

Published Oct 14, 2017• 27 citations
Publisher
DOI
10.1007/s11128-017-1735-3

Related papers

A novel reversible ternary coded decimal adder/subtractor

Mohammad-Ali Asadi, Mohammad Mosleh, Majid Haghparast

Journal of Ambient Intelligence and Humanized Computing•Sep 1, 2020•12 citations

A novel design of a ternary coded decimal adder/subtractor using reversible ternary gates

Mohammad Mehdi Panahi, Omid Hashemipour, Keivan Navi

Integration•May 2, 2018•20 citations

Reversible Binary Coded Decimal Adders using Toffoli Gates

Rekha K. James, K. Poulose Jacob, Sreela Sasi

Lecture notes in electrical engineering•Sep 27, 2008•9 citations

Quantum ternary parallel adder/subtractor with partially-look-ahead carry

Mozammel H. A. Khan, Marek A. Perkowski

Journal of Systems Architecture•Jan 27, 2007•92 citations

Scalable Quantum Reversible BCD Adder Architectures with Enhanced Speed and Reduced Quantum Cost for Next-Generation Computing

Negin Mashayekhi, Mohammad Reza Reshadinezhad, Antonio Rubio +1 more

The quantum and reversible paradigm merges the principles of quantum mechanics and reversible computation to enable information-preserving processing. It supports next-generation computing architectures that provide improved scalability and enhanced computational efficiency. Within these architectures, the decimal adder is a key arithmetic component, particularly for Binary Coded Decimal (BCD) operations widely used in financial and commercial systems. However, most reversible BCD adders focus primarily on quantum and reversible metrics, overlooking the critical influence of delay, which makes balanced optimization a significant challenge. This paper presents two reversible BCD adder designs optimized for both delay and quantum cost. One design integrates the decimal carry-skip technique to improve the overall delay. Using reversible logic gates, the proposed architectures efficiently perform BCD addition and implement the required correction logic while maintaining full reversibility. Evaluation results indicate that the proposed designs surpass existing reversible BCD adders, achieving best-case average improvements of 85.12% in delay and 30.75% in quantum cost. These advancements demonstrate the potential of the proposed adders for integration into future quantum-based arithmetic units and scalable reversible computing systems. Moreover, analysis of real banking transaction data underscores the practical importance of BCD addition and its widespread use in accurate and efficient monetary computations.

quant-pharXiv:2512.01883•Dec 2, 2025•0 citations

A Novel n-Decimal Reversible Radix Binary-Coded Decimal Multiplier Using Radix Encoding Scheme

K. Saranya, K. N. Vijeyakumar

Circuits Systems and Signal Processing•Sep 25, 2020•5 citations
The quantum and reversible paradigm merges the principles of quantum mechanics and reversible computation to enable information-preserving processing. It supports next-generation computing architectures that provide improved scalability and enhanced computational efficiency. Within these architectures, the decimal adder is a key arithmetic component, particularly for Binary Coded Decimal (BCD) operations widely used in financial and commercial systems. However, most reversible BCD adders focus primarily on quantum and reversible metrics, overlooking the critical influence of delay, which makes balanced optimization a significant challenge. This paper presents two reversible BCD adder designs optimized for both delay and quantum cost. One design integrates the decimal carry-skip technique to improve the overall delay. Using reversible logic gates, the proposed architectures efficiently perform BCD addition and implement the required correction logic while maintaining full reversibility. Evaluation results indicate that the proposed designs surpass existing reversible BCD adders, achieving best-case average improvements of 85.12% in delay and 30.75% in quantum cost. These advancements demonstrate the potential of the proposed adders for integration into future quantum-based arithmetic units and scalable reversible computing systems. Moreover, analysis of real banking transaction data underscores the practical importance of BCD addition and its widespread use in accurate and efficient monetary computations.