Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

The Japan Society of Applied Physics

Evaluation of the Amount of Noise of SFQ Comparator Modifying Damping Resistors

Yuma Kita

Published Jul 4, 2013• 0 citations
OpenAlex

Related papers

Noise Reduction in SFQ Circuits by Modified Shunt Resistors (11.5)

Matsuoka Hiromi

The Japan Society of Applied Physics•Feb 13, 2013•0 citations

Proposal and demonstration of noise reduction method by modifying shunt resistors in RSFQ circuits.

Yuma Kita, Matsuoka Hiromi, Shigeyuki Miyajima +2 more

IEICE Technical Report; IEICE Tech. Rep.•Jul 15, 2013•0 citations

Verification of stable operation of rapid single flux quantum devices with frequency-dependent dissipation

Juha Hassel, Leif Grönberg, P Helistö

It has been suggested that rapid single flux quantum (RSFQ) devices could be used as the classical interface of superconducting qubit systems. One problem is that the interface acts as a dissipative environment for a qubit. Recently, ways to modify the RSFQ damping to reduce the dissipation have been introduced. One of the solutions is to damp the Josephson junctions by a frequency-dependent linear circuit instead of the plain resistor. The approach has previously been experimentally tested with a simple SFQ comparator. In this paper we perform experiments with a full RSFQ circuit, and thus conclude that in terms of stable operation the approach is applicable to scalable RSFQ circuits. Realization and optimization issues are also discussed.

arXiv:cond-mat/0702104•New Journal of Physics•May 30, 2007•2 citations

Noise consideration in RSFQ circuits

V. K. Kaplunenko

Physica C Superconductivity•Aug 1, 2002•1 citation

Interface circuits for chip-to-chip data transfer at GHz rates

John X. Przybysz, Donald L. Miller, S.S. Martinet +3 more

Interface circuits for the transfer of data between Single Flux Quantum (SPQ) circuits have been designed, fabricated, and operated at speeds up to 3 Gigabits per second. The circuit employed an improved version of the SFQ/Latch converter, a Modified Variable Threshold Logic (MVTL) OR/AND gate, a 3/spl times/ latching amplifier, and a 3/spl times/-to-10/spl times/ latching amplifier. The amplifier circuits employed stacks of latching junctions. Resistors between the parallel stacks of junctions damped residual currents to prevent flux trapping during reset. Tolerance to critical current variations in the series stacks of junctions was provided by inductive chokes on the input junction shunting resistors. Microwave modeling programs were used to ensure proper distribution of the applied current to all of the latching elements. The circuit transferred data at 3 Gigabits per second from one SFQ circuit up to room temperature and back to another SFQ circuit through 3.4 meters of 50-ohm cable.

IEEE Transactions on Applied Superconductivity•Jun 1, 1997•27 citations

Quantitative evaluation of timing jitter for SFQ circuits

Terabe Masayoshi, Sekiya Akito, Fujimaki Akira

IEICE Technical Report; IEICE Tech. Rep.•Oct 7, 2005•0 citations
It has been suggested that rapid single flux quantum (RSFQ) devices could be used as the classical interface of superconducting qubit systems. One problem is that the interface acts as a dissipative environment for a qubit. Recently, ways to modify the RSFQ damping to reduce the dissipation have been introduced. One of the solutions is to damp the Josephson junctions by a frequency-dependent linear circuit instead of the plain resistor. The approach has previously been experimentally tested with a simple SFQ comparator. In this paper we perform experiments with a full RSFQ circuit, and thus conclude that in terms of stable operation the approach is applicable to scalable RSFQ circuits. Realization and optimization issues are also discussed.
Interface circuits for the transfer of data between Single Flux Quantum (SPQ) circuits have been designed, fabricated, and operated at speeds up to 3 Gigabits per second. The circuit employed an improved version of the SFQ/Latch converter, a Modified Variable Threshold Logic (MVTL) OR/AND gate, a 3/spl times/ latching amplifier, and a 3/spl times/-to-10/spl times/ latching amplifier. The amplifier circuits employed stacks of latching junctions. Resistors between the parallel stacks of junctions damped residual currents to prevent flux trapping during reset. Tolerance to critical current variations in the series stacks of junctions was provided by inductive chokes on the input junction shunting resistors. Microwave modeling programs were used to ensure proper distribution of the applied current to all of the latching elements. The circuit transferred data at 3 Gigabits per second from one SFQ circuit up to room temperature and back to another SFQ circuit through 3.4 meters of 50-ohm cable.