Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

International Journal of Theoretical Physics

Novel Quaternary Quantum Decoder, Multiplexer and Demultiplexer Circuits

Majid Haghparast, Asma Taheri Monfared

Published Feb 21, 2017• 12 citations
Publisher
DOI
10.1007/s10773-017-3315-9

Related papers

A Synthesis Method for Quaternary Quantum Logic Circuits

Sudhindu Bikash Mandal, Amlan Chakrabarti, Susmita Sur-Kolay

arXiv:1210.8055•Lecture notes in computer science•Jan 1, 2012•14 citations

Automatic synthesis of quaternary quantum circuits

Mozammel H. A. Khan, Himanshu Thapliyal, Edgard Muñoz‐Coreas

The Journal of Supercomputing•Sep 19, 2016•18 citations

Designing Novel Quaternary Quantum Reversible Subtractor Circuits

Majid Haghparast, Asma Taheri Monfared

International Journal of Theoretical Physics•Oct 3, 2017•13 citations

Reversible Realization of Quaternary Decoder, Multiplexer, and Demultiplexer Circuits

Mozammel H. A. Khan

Quaternary logic is very suitable for encoded realization of binary logic functions by grouping 2-bits together into quaternary digits. This sort of quaternary encoded reversible realization of binary logic function requires half times input/output lines than the original binary reversible realization. Quaternary decoder, multiplexer, and demultiplexer are very important building blocks of quaternary digital systems. In this paper, we show reversible realization of these circuits using quaternary reversible gates like quaternary shift gates (QSG), quaternary controlled shift gates (QCSG), and quaternary Toffoli gates (QTG). We also show the realization of multi-digit QCSG and QTG using QSG and QCSG, which are realizable using liquid ion-trap quantum technology and other reversible technologies.

IEEE International Symposium on Multiple-Valued Logic (ISMVL)•May 1, 2008•20 citations

Scalable Architectures for Design of Reversible Quaternary Multiplexer and Demultiplexer Circuits

Mozammel H. A. Khan

Quaternary reversible logic is very suitable for encoded realization of binary reversible logic functions by grouping two bits together into quaternary digits. Quaternary multiplexer and demultiplexer circuits are very important building blocks of quaternary digital systems. In this paper, we show reversible realizations of 4x1 multiplexer and 1x4 demultiplexer circuits on the top of liquid ion-trap realizable 1x1 and Muthukrishnan-Stroud gates. Then we show scalable architectures for design of mx1 multiplexer and 1xm demultiplexer circuits using 4x1 multiplexers and 1x4 demultiplexers, respectively, where m les 4nand n is the number of selection inputs. The proposed realizations of reversible multiplexer and demultiplexer circuits are more efficient than the earlier realizations in terms of number of primitive gates and number of ancilla inputs required.

IEEE International Symposium on Multiple-Valued Logic (ISMVL)•Jan 1, 2009•8 citations

Design of the Quantum Encoder and Decoder Using QCA

Lü Hongjun, Guangjun Xie

Acta Optica Sinica•Dec 24, 2012•0 citations
Quaternary logic is very suitable for encoded realization of binary logic functions by grouping 2-bits together into quaternary digits. This sort of quaternary encoded reversible realization of binary logic function requires half times input/output lines than the original binary reversible realization. Quaternary decoder, multiplexer, and demultiplexer are very important building blocks of quaternary digital systems. In this paper, we show reversible realization of these circuits using quaternary reversible gates like quaternary shift gates (QSG), quaternary controlled shift gates (QCSG), and quaternary Toffoli gates (QTG). We also show the realization of multi-digit QCSG and QTG using QSG and QCSG, which are realizable using liquid ion-trap quantum technology and other reversible technologies.
Quaternary reversible logic is very suitable for encoded realization of binary reversible logic functions by grouping two bits together into quaternary digits. Quaternary multiplexer and demultiplexer circuits are very important building blocks of quaternary digital systems. In this paper, we show reversible realizations of 4x1 multiplexer and 1x4 demultiplexer circuits on the top of liquid ion-trap realizable 1x1 and Muthukrishnan-Stroud gates. Then we show scalable architectures for design of mx1 multiplexer and 1xm demultiplexer circuits using 4x1 multiplexers and 1x4 demultiplexers, respectively, where m les 4nand n is the number of selection inputs. The proposed realizations of reversible multiplexer and demultiplexer circuits are more efficient than the earlier realizations in terms of number of primitive gates and number of ancilla inputs required.