Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

International Conference on Solid State Devices and Materials (SSDM)

Proposal of a Superconducting Magnetic-Flux-Quantum Transfer Device

Akira Ishida, Hajime Yamada

Published Aug 30, 1977• 0 citations
Publisher

Abstract

A new superconducting logic device operating as a three-phase shift register has been proposed. The new device is constructed with a long chain of coupled superconducting quantum interferometers, where shift register operations are performed through successive transfer of single flux quanta along the chain. Computer simulations demonstrate that the transfer frequency higher than 20 GHz and the energy dissipation lower than 10-17 J per bit can be expected. The new device is one order higher in speed and two orders lower in energy dissipation than a conventional superconducting current-steering circuit.

DOI
10.7567/ssdm.1977.b-7-1

Related papers

Design and Testing of Rapid Single Flux Quantum Shift Registers with Magnetically Coupled

Readout Gates, Perng-Fei Yuh, Oleg A. Mukhanov

Experimental superconducting shift registers con- sisting of on-chip clock generators, clock regeneration and dis- tribution circuits, shift register elements, and readout circuits are designed using rapid single flux quantum logic / memory (RSFQ) gates. A 7-b shift register has been tested to 12 GHz and a 17-b to 21 GHz using external triggering clocks with relative delay measurements. Testing with internal clocks generated from Josephson oscillations shows a potential high-speed opera- tion of 45 GHz for the 7-b and 30 GHz for the 17-b shift registers. Two types of magnetically coupled readout gates are discussed. The chips are fabricated using a Nb/AIO,/Nb Josephson-junction process at a critical-current density of 1000 A / cm2. The power dissipation per bit is 3 p.W.

•Jan 1, 1992•0 citations

Design and testing of rapid single flux quantum shift registers with magnetically coupled readout gates

Perng-Fei Yuh, Oleg A. Mukhanov

Experimental superconducting shift registers consisting of on-chip clock generators, clock regeneration and distribution circuits, shift register elements, and readout circuits are designed using rapid single flux quantum logic/memory (RSFQ) gates. A 7-b shift register has been tested to 12 GHz and a 17-b to 21 GHz using external triggering clocks with relative delay measurements. Testing with internal clocks generated from Josephson oscillations shows a potential high-speed operation of 45 GHz for the 7-b and 30 GHz for the 17-b shift registers. Two types of magnetically coupled readout gates are discussed. The chips are fabricated using a Nb/AlO/sub /x/Nb Josephson-junction process at a critical-current density of 1000 A/cm/sup 2/. The power dissipation per bit is 3 mu W.>

IEEE Transactions on Applied Superconductivity•Jan 1, 1992•21 citations

A fast Josephson SFQ shift register

F. Kuo, Stephen R. Whiteley, S. M. Faris

A Josephson SFQ (single flux quantum) shift register circuit operating under a two-phase power was designed and tested. The test cell was fabricated using the Nb/AlO/sub x//Nb junction SNEAP process. The main data latch is DC biased; the data storage is accomplished by the transfer of a single flux quantum in or out of a SQUID (superconducting quantum interference device) superconducting loop. A two-phase sinusoidal clock with offset is used to operate the circuit. Simulations verify that the operating frequency can go beyond 70 GHz, with operating margins exceeding 20%. Preliminary measurements indicate that the circuit operates as intended.>

IEEE Transactions on Magnetics•Mar 1, 1989•4 citations

A 3 bit single flux quantum shift register based on high-Tc bicrystal Josephson junctions operating at 50 K

B. Oelze, B. Ruck, Erik Sodtke +3 more

A 3 bit single flux quantum (SFQ) shift register based on high-Tc bicrystal Josephson junctions has been designed, fabricated, and experimentally tested. The circuit consists of 26 bicrystal Josephson junctions and includes the shift register itself, two dc-SFQ converters, one readout superconducting quantum interference device, serving as a SFQ-dc converter, and three Josephson transmission lines. The correct operation of all circuit components has been demonstrated by low frequency testing at a temperature of 50 K.

Applied Physics Letters•Feb 3, 1997•22 citations

Proposal of single-flux-quantum logic device

Hiroyuki Tamura, Yoji Okabe, T. Sugano

A new type of logic gate that can be designed using a nonhysteretic Josephson weak link is proposed. The basic component of the proposed device is a one-junction interferometer, and a logic state is represented by either a zero or a single-flux-quantum. In contrast to the "Parametric Quantron," this device is designed to operate without a three-phase clock and the dependence of the junction critical current on magnetic field is not used. The switching behavior of the device was simulated by computer and an analytical expression for the switching delay has been obtained.

IEEE Transactions on Electron Devices•Oct 1, 1980•14 citations

Demonstration of Low-Power Shift-Register Based on Half-Flux-Quantum Logic

Masamitsu Tanaka, Toranosuke Nakayama, Shoma Tanemura +3 more

We report on low-power operation of the half-flux-quantum (HFQ) shift-register circuit. We used a superconducting quantum interference device composed of two conventional switching junctions (0-junctions) and one π-shifted non-switching magnetic Josephson junction (π-junction) as a switching element, called 0-0-π SQUID. Because the π-shift assists switching by inducing a spontaneous current, the 0-0-π SQUID shows a nominal small critical current value and is easily switched by a weak driving force. This feature allows us to significantly reduce static and dynamic power consumption at junctions and bias-feeding resistors. We carefully designed the HFQ circuit elements using a circuit parameter optimization tool and introducing additional non-switching 0-0-π SQUIDs to compensate for superconductor phase shifts. We fabricated the test circuit of the 4-bit shift-register by forming Nb/PdNi/Nb π-junctions on the Nb four-layer, 10-kA/cm2 device. We successfully obtained correct operation with measured power consumption of 0.12-0.18 μW/bit, which was about 1/10 of the conventional single-flux-quantum shift-register designed with the 0-junctions of the same critical currents and the standard bias voltage.

IEICE Transactions on Electronics•Feb 17, 2025•3 citations
A new superconducting logic device operating as a three-phase shift register has been proposed. The new device is constructed with a long chain of coupled superconducting quantum interferometers, where shift register operations are performed through successive transfer of single flux quanta along the chain. Computer simulations demonstrate that the transfer frequency higher than 20 GHz and the energy dissipation lower than 10-17 J per bit can be expected. The new device is one order higher in speed and two orders lower in energy dissipation than a conventional superconducting current-steering circuit.
Experimental superconducting shift registers con- sisting of on-chip clock generators, clock regeneration and dis- tribution circuits, shift register elements, and readout circuits are designed using rapid single flux quantum logic / memory (RSFQ) gates. A 7-b shift register has been tested to 12 GHz and a 17-b to 21 GHz using external triggering clocks with relative delay measurements. Testing with internal clocks generated from Josephson oscillations shows a potential high-speed opera- tion of 45 GHz for the 7-b and 30 GHz for the 17-b shift registers. Two types of magnetically coupled readout gates are discussed. The chips are fabricated using a Nb/AIO,/Nb Josephson-junction process at a critical-current density of 1000 A / cm2. The power dissipation per bit is 3 p.W.
Experimental superconducting shift registers consisting of on-chip clock generators, clock regeneration and distribution circuits, shift register elements, and readout circuits are designed using rapid single flux quantum logic/memory (RSFQ) gates. A 7-b shift register has been tested to 12 GHz and a 17-b to 21 GHz using external triggering clocks with relative delay measurements. Testing with internal clocks generated from Josephson oscillations shows a potential high-speed operation of 45 GHz for the 7-b and 30 GHz for the 17-b shift registers. Two types of magnetically coupled readout gates are discussed. The chips are fabricated using a Nb/AlO/sub /x/Nb Josephson-junction process at a critical-current density of 1000 A/cm/sup 2/. The power dissipation per bit is 3 mu W.>
A Josephson SFQ (single flux quantum) shift register circuit operating under a two-phase power was designed and tested. The test cell was fabricated using the Nb/AlO/sub x//Nb junction SNEAP process. The main data latch is DC biased; the data storage is accomplished by the transfer of a single flux quantum in or out of a SQUID (superconducting quantum interference device) superconducting loop. A two-phase sinusoidal clock with offset is used to operate the circuit. Simulations verify that the operating frequency can go beyond 70 GHz, with operating margins exceeding 20%. Preliminary measurements indicate that the circuit operates as intended.>
A 3 bit single flux quantum (SFQ) shift register based on high-Tc bicrystal Josephson junctions has been designed, fabricated, and experimentally tested. The circuit consists of 26 bicrystal Josephson junctions and includes the shift register itself, two dc-SFQ converters, one readout superconducting quantum interference device, serving as a SFQ-dc converter, and three Josephson transmission lines. The correct operation of all circuit components has been demonstrated by low frequency testing at a temperature of 50 K.
A new type of logic gate that can be designed using a nonhysteretic Josephson weak link is proposed. The basic component of the proposed device is a one-junction interferometer, and a logic state is represented by either a zero or a single-flux-quantum. In contrast to the "Parametric Quantron," this device is designed to operate without a three-phase clock and the dependence of the junction critical current on magnetic field is not used. The switching behavior of the device was simulated by computer and an analytical expression for the switching delay has been obtained.
We report on low-power operation of the half-flux-quantum (HFQ) shift-register circuit. We used a superconducting quantum interference device composed of two conventional switching junctions (0-junctions) and one π-shifted non-switching magnetic Josephson junction (π-junction) as a switching element, called 0-0-π SQUID. Because the π-shift assists switching by inducing a spontaneous current, the 0-0-π SQUID shows a nominal small critical current value and is easily switched by a weak driving force. This feature allows us to significantly reduce static and dynamic power consumption at junctions and bias-feeding resistors. We carefully designed the HFQ circuit elements using a circuit parameter optimization tool and introducing additional non-switching 0-0-π SQUIDs to compensate for superconductor phase shifts. We fabricated the test circuit of the 4-bit shift-register by forming Nb/PdNi/Nb π-junctions on the Nb four-layer, 10-kA/cm2 device. We successfully obtained correct operation with measured power consumption of 0.12-0.18 μW/bit, which was about 1/10 of the conventional single-flux-quantum shift-register designed with the 0-junctions of the same critical currents and the standard bias voltage.