Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Bulletin of the American Physical Society

Characterization of superconducting qubits in a planar lattice

Srikanth J. Srinivasan, Antonio D. Corcoles, Easwar Magesan, Nicholas T. Bronn, Jared Hertzberg, Jay Gambetta, Matthias Steffen, Jerry Chow

Published Mar 3, 2015• 0 citations
OpenAlex

Related papers

Characterizing a four-qubit planar lattice for arbitrary error detection

Jerry M. Chow, Srikanth J. Srinivasan, Easwar Magesan +4 more

Quantum error correction will be a necessary component towards realizing scalable quantum computers with physical qubits. Theoretically, it is possible to perform arbitrarily long computations if the error rate is below a threshold value. The two-dimensional surface code permits relatively high fault-tolerant thresholds at the ~1% level, and only requires a latticed network of qubits with nearest-neighbor interactions. Superconducting qubits have continued to steadily improve in coherence, gate, and readout fidelities, to become a leading candidate for implementation into larger quantum networks. Here we describe characterization experiments and calibration of a system of four superconducting qubits arranged in a planar lattice, amenable to the surface code. Insights into the particular qubit design and comparison between simulated parameters and experimentally determined parameters are given. Single- and two-qubit gate tune-up procedures are described and results for simultaneously benchmarking pairs of two-qubit gates are given. All controls are eventually used for an arbitrary error detection protocol described in separate work [Corcoles et al., Nature Communications, 6, 2015].

arXiv:1509.02815•Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE•May 21, 2015•21 citations

Characterizing Ensembles of Superconducting Qubits

Adam Sears, Jeffrey Birenbaum, David J. Hover +8 more

Bulletin of the American Physical Society•Mar 16, 2016•0 citations

Recent progress in superconducting qubits

Kouichi Semba

IEICE Technical Report; IEICE Tech. Rep.•Jan 20, 2006•0 citations

Flip Chip Packaging for Superconducting Qubit: Design Methodology and Simulation

Wenzhao Li

This paper presents the design, simulation, and fabrication process of a superconducting single qubit utilizing Josephson junctions in both planar and flip-chip architectures. The Xmon qubit, characterized by its cross-shaped coplanar waveguide structure and high scalability, is employed to demonstrate the enhancement in coherence, connectivity, and control speed. The Xmon qubit was modeled and validated using Python, Ansys HFSS, and Sonnet software. The fabrication process, including the transmission line and Josephson junction, is also introduced.

International Symposium on Computer Engineering and Intelligent Communications (ISCEIC)•Nov 8, 2024•0 citations

Lattice surgery for near-term experimental logical qubit entanglement creation in planar architectures

Lukas Bödeker, Áron Márton, Luis Colmenarez +3 more

In the era of early fault-tolerant quantum computing, basic demonstrations of entanglement operations between a few logical qubits are at the frontier of recent developments in quantum computing. In this work, we describe in detail, at both the logical and physical qubit levels, a logical teleportation protocol between two surface code logical qubits based on lattice surgery. We address several aspects of the teleportation protocol pertinent to superconducting qubit architectures. We explore the modularity constraints in the number and location of stabilizer readouts and compare variants of the teleportation protocol in this regard. Additionally, we investigate potential performance improvements related to in-sequence decision logic and the optimal size of the interface region between two surface code patches on a superconducting chip. Based on our simulations, we show possible near-term improvements in lattice surgery protocols that facilitate fault-tolerant quantum computing in superconducting circuit architectures.

quant-pharXiv:2606.15190•Jun 16, 2026•0 citations

Characterization of broadband Purcell filters with compact footprint for fast multiplexed superconducting qubit readout

Seong Hyeon Park, Gahyun Choi, Gyunghun Kim +6 more

Engineering the admittance of external environments connected to superconducting qubits is essential, as increasing the measurement speed introduces spontaneous emission loss to superconducting qubits, known as Purcell loss. Here, we report a broadband Purcell filter within a small footprint, which effectively suppresses Purcell loss without losing the fast measurement speed. We characterize the filter's frequency response at 4.3 K and also estimate Purcell loss suppression by finite-element-method simulations of superconducting planar circuit layouts with the proposed filter design. The filter is fabricated with 200 nm-thick niobium films and shows the measured bandwidth over 790 MHz within 0.29 mm2 of compact size owing to densely packed spiral resonators. The estimated lifetime enhancement indicates the effective protection of the qubit from Purcell loss. The presented filter design is expected to be easily integrated on existing superconducting quantum circuits for fast and multiplexed readout without occupying large footprint.

arXiv:2310.13282•Applied Physics Letters•Jan 22, 2024•7 citations
Quantum error correction will be a necessary component towards realizing scalable quantum computers with physical qubits. Theoretically, it is possible to perform arbitrarily long computations if the error rate is below a threshold value. The two-dimensional surface code permits relatively high fault-tolerant thresholds at the ~1% level, and only requires a latticed network of qubits with nearest-neighbor interactions. Superconducting qubits have continued to steadily improve in coherence, gate, and readout fidelities, to become a leading candidate for implementation into larger quantum networks. Here we describe characterization experiments and calibration of a system of four superconducting qubits arranged in a planar lattice, amenable to the surface code. Insights into the particular qubit design and comparison between simulated parameters and experimentally determined parameters are given. Single- and two-qubit gate tune-up procedures are described and results for simultaneously benchmarking pairs of two-qubit gates are given. All controls are eventually used for an arbitrary error detection protocol described in separate work [Corcoles et al., Nature Communications, 6, 2015].
This paper presents the design, simulation, and fabrication process of a superconducting single qubit utilizing Josephson junctions in both planar and flip-chip architectures. The Xmon qubit, characterized by its cross-shaped coplanar waveguide structure and high scalability, is employed to demonstrate the enhancement in coherence, connectivity, and control speed. The Xmon qubit was modeled and validated using Python, Ansys HFSS, and Sonnet software. The fabrication process, including the transmission line and Josephson junction, is also introduced.
In the era of early fault-tolerant quantum computing, basic demonstrations of entanglement operations between a few logical qubits are at the frontier of recent developments in quantum computing. In this work, we describe in detail, at both the logical and physical qubit levels, a logical teleportation protocol between two surface code logical qubits based on lattice surgery. We address several aspects of the teleportation protocol pertinent to superconducting qubit architectures. We explore the modularity constraints in the number and location of stabilizer readouts and compare variants of the teleportation protocol in this regard. Additionally, we investigate potential performance improvements related to in-sequence decision logic and the optimal size of the interface region between two surface code patches on a superconducting chip. Based on our simulations, we show possible near-term improvements in lattice surgery protocols that facilitate fault-tolerant quantum computing in superconducting circuit architectures.
Engineering the admittance of external environments connected to superconducting qubits is essential, as increasing the measurement speed introduces spontaneous emission loss to superconducting qubits, known as Purcell loss. Here, we report a broadband Purcell filter within a small footprint, which effectively suppresses Purcell loss without losing the fast measurement speed. We characterize the filter's frequency response at 4.3 K and also estimate Purcell loss suppression by finite-element-method simulations of superconducting planar circuit layouts with the proposed filter design. The filter is fabricated with 200 nm-thick niobium films and shows the measured bandwidth over 790 MHz within 0.29 mm2 of compact size owing to densely packed spiral resonators. The estimated lifetime enhancement indicates the effective protection of the qubit from Purcell loss. The presented filter design is expected to be easily integrated on existing superconducting quantum circuits for fast and multiplexed readout without occupying large footprint.